Using Quartus and Buildroot for building Embedded Linux Systems with De1-SOC by Ruiz González, Mariano & Carpeño Ruiz, Antonio
   


































































































































































































































Fig.  58:  Schematic  representation  of  the  Buildroot  tool.  Buildroot  generates  the  root  file 
system,  the  kernel  image,  the bootloader  and  the  toolchain.  Figure  copied 
from  “Free  Electrons”  training  materials  (http://free‐
electrons.com/training/) _____________________________________________ 71 
Fig. 59: images folder contains the binary files for our embedded system.  __________________ 71 


















































































This  document  describes  the  basic  steps  to  setup  and  embedded  Linux‐based  system  using  the  Terasic 
DE1_SoC board (DE1). The document has been specifically written to use a DE1‐SOC development system 
based on  the Cyclone V  SoC. All  the  software elements used  to build  the  Linux distribution have a GPL 
























































































































The  development  of  embedded  systems  based  on  chips  containing  one  or more microprocessors  and 
hardcore peripherals, as well as an FPGA part  is becoming more and more  important. The manufacturers 
are providing solutions known as Systems on Chip that includes these advanced digital solutions. SoC‐based 
technology  gives  the  designer  a  lot  of  freedom  and  powerful  abilities.  He  can  now  design  specific 
accelerators  to  significantly  improve  algorithms,  or  create  specific  programmable  interfaces  with  the 
external world. Two main HDL  (Hardware Design Language)  languages are available  for the design of  the 
FPGA part: VHDL and Verilog. Additionally, there also exist other tools that perform automatic translations 






Altera  and  XILINX  are  the most  important manufacturers of  SoCs  including processors  and  FPGA.   Next 
paragraph present the key features of the Cyclone V SoC. 
 Introduction to the Cyclone V Hard Processor System 2.2
The Cyclone V device  is  a  single‐die  system on  a  chip  (SoC)  that  consists of  two distinct parts –  a hard 
processor system (HPS) portion and an FPGA portion (see Fig. 1). 
 
Fig. 1: Altera SoC FPGA Device Block Diagram [1, pp. 1-1] 
The  HPS  contains  a microprocessor  unit  (MPU)  subsystem with  single  or  dual  ARM  Cortex‐A9 MPCore 








The FPGA portion of the device contains the FPGA  fabric, a control block  (CB), phase‐locked  loops  (PLLs), 
and depending on the device variant, high‐speed serial interface (HSSI) transceivers, hard PCI Express (PCIe) 
controllers, and hard memory controllers. The HPS and FPGA portions of the device are distinctly different. 




source). The HPS and  FPGA portions of  the device each have  their own pins. Pins are not  freely  shared 
between the HPS and the FPGA fabric. The FPGA I/O pins are configured by an FPGA configuration  image 
through  the  HPS  or  any  external  source  supported  by  the  device.  The HPS  I/O  pins  are  configured  by 
software executing  in  the HPS. A  specific  software  running on  the HPS accesses  control  registers  in  the 
Cyclone  V  system  manager  to  assign  HPS  I/O  pins  to  the  available  HPS  modules.  The  software  that 
configures the HPS I/O pins is called the preloader. The HPS and FPGA portions of the device have separate 
external power supplies and are power on independently. You can power on the HPS without powering on 
the  FPGA  side of  the  device. However,  to power on  the  FPGA  portion,  the HPS must  already be on  or 
powered on at the same time as the FPGA portion. Table 1 summarizes the possible configurations. 






Fig. 2 represents  the block diagram of HPS system with  the  interface with  the FPGA portion  through  the 























































































Before  conƟnung  explaining  more  details  of  the  Cyclone  V  SoC,  it  is  interesƟng  to  introduce  the 
development   system used in this tutorial. There is an ecosystem of hardware plaƞorms supporƟng the use 
of   SoC with  the most common soŌware  tools provided by ALTERA and XILINX. One of  this  is  the Terasic 








Fig. 3: Terasic DE1-SoC Board [2] 




















































The block diagram identifying the hardware elements available in the De1-SoC device is represented in Fig. 
4. Fig. 5 and Fig. 6 show the pictures of the PCBs of this product. Fig. 6 also contains some graphical details 







Fig. 4: Block Diagram of the DE1-SoC Board [2] 
 







Fig. 6: Front layout details [2]. Green for peripherals directly connected to the FPGA Orange for peripherals 
directly connected to the HPS Blue for board control 
 HPS‐FPGA Interfaces in Cyclone V 2.5







































Table 4: Common Address Space Regions [1, pp. 1-15] 
Region Name  DescripƟon  Base Address  Size 

















Table 5: HPS Peripheral Region Address Map [1, pp. 1-16] 
Slave IdenƟfier  Slave Title  Base Address  Size 
STM  STM  0xFC000000  48 MB 
DAP  DAP  0xFF000000  2 MB 
LWFPGASLAVES  FPGA  slaves  accessed  with  lightweight  HPS‐to‐FPGA 
bridge 
0xFF200000  2 MB 
LWHPS2FPGAREGS  Lightweight HPS‐to‐FPGA bridge GPV  0xFF400000  1 MB 
HPS2FPGAREGS  HPS‐to‐FPGA bridge GPV  0xFF500000  1 MB 
FPGA2HPSREGS  FPGA‐to‐HPS bridge GPV  0xFF600000  1 MB 
EMAC0  EMAC0  0xFF700000  8 KB 
EMAC1  EMAC1  0xFF702000  8 KB 
SDMMC  SD/MMC  0xFF704000  4 KB 
QSPIREGS  Quad SPI flash controller registers  0xFF705000  4 KB 
FPGAMGRREGS  FPGA manager registers  0xFF706000  4 KB 
ACPIDMAP  ACP ID mapper registers  0xFF707000  4 KB 
GPIO0  GPIO0  0xFF708000  4 KB 
GPIO1  GPIO1  0xFF709000  4 KB 
GPIO2  GPIO2  0xFF70A000  4 KB 
L3REGS  L3 interconnect GPV  0xFF800000  1 MB 
NANDDATA  NAND controller data  0xFF900000  1 MB 
QSPIDATA  Quad SPI flash data  0xFFA00000  1 MB 
USB0  USB0 OTG controller registers  0xFFB00000  256 KB 
USB1  USB1 OTG controller registers  0xFFB40000  256 KB 
NANDREGS  NAND controller registers  0xFFB80000  64 KB 
FPGAMGRDATA  FPGA manager configuraƟon data  0xFFB90000  4 KB 
CAN0  CAN0 controller registers  0xFFC00000  4 KB 
CAN1  CAN1 controller registers  0xFFC01000  4 KB 
UART0  UART0  0xFFC02000  4 KB 
UART1  UART1  0xFFC03000  4 KB 
I2C0  I2C0  0xFFC04000  4 KB 
I2C1  I2C1  0xFFC05000  4 KB 
I2C2  I2C2  0xFFC06000  4 KB 
I2C3  I2C3  0xFFC07000  4 KB 
SPTIMER0  SP Timer0  0xFFC08000  4 KB 
SPTIMER1  SP Timer1  0xFFC09000  4 KB 
SDRREGS  SDRAM controller subsystem registers  0xFFC20000  128 KB 
OSC1TIMER0  OSC1 Timer0  0xFFD00000  4 KB 
OSC1TIMER1  OSC1 Timer1  0xFFD01000  4 KB 
L4WD0  Watchdog0  0xFFD02000  4 KB 






Slave IdenƟfier  Slave Title  Base Address  Size 
CLKMGR  Clock manager  0xFFD04000  4 KB 
RSTMGR  Reset manager  0xFFD05000  4 KB 
SYSMGR  System manager  0xFFD08000  16 KB 
DMANONSECURE  DMA nonsecure registers  0xFFE00000  4 KB 
DMASECURE  DMA secure registers  0xFFE01000  4 KB 
SPIS0  SPI slave0  0xFFE02000  4 KB 
SPIS1  SPI slave1  0xFFE03000  4 KB 
SPIM0  SPI master0  0xFFF00000  4 KB 
SPIM1  SPI master1  0xFFF01000  4 KB 
SCANMGR  Scan manager registers  0xFFF02000  4 KB 
ROM  Boot ROM  0xFFFD0000  64 KB 
MPUSCU  MPU SCU registers  0xFFFEC000  8 KB 
MPUL2  MPU L2 cache controller registers  0xFFFEF000  4 KB 




























/* The width in bits of the ALT_FPGAMGR_CTL_EN register field. */ 
#define ALT_FPGAMGR_CTL_EN_WIDTH      1 
/* The mask used to set the ALT_FPGAMGR_CTL_EN register field value. */ 
#define ALT_FPGAMGR_CTL_EN_SET_MSK    0x00000001 
/* The mask used to clear the ALT_FPGAMGR_CTL_EN register field value. */ 







An  important  header  file  is  “…/hwlib/include/soc_cv_av/socal/hps.h”.  It  contains  the  HPS 
component’s full register map, as provided. 
Note,  however,  that  there  exists  no  header  file  for  the  “heavyweight” HPS‐to‐FPGA  bridge,  as  it  is  not 
located  in the “HPS peripherals” region.  Indeed, the “heavyweight” HPS‐to‐FPGA bridge  is not considered 
an  HPS  peripheral,  whereas  the  “lightweight”  HPS‐to‐FPGA  bridge  is.  Therefore,  in  order  to  use  the 
“heavyweight” HPS‐to‐FPGA bridge, you will have to define a macro in your code, as follows: 
 
#define ALT_HWFPGASLVS_OFST    0xc0000000 
 
 
HWLIB can only be directly used in a bare-metal application, as it directly 
references physical addresses. The library can unfortunately not be used 
directly in a Linux device driver because it uses standard header files that 
are not available in the kernel. Needless to say that a user-space Linux 
program cannot use the library directly either, as the Linux kernel would 
terminate a user process that tries to access any of these physical addresses 
directly. We will see later how to access a physical address from user space 


































Fig.  9,  Fig.  10  and  Fig.  11  illustrate  the  possible  HPS  boot  and  FPGA  configuraƟon  schemes. Note  that 
Cyclone V devices can also be fully configured through a JTAG connecƟon. Fig. 9 shows the scheme where 
the FPGA configuraƟon and  the HPS boot occur  independently. The FPGA configuraƟon obtains  its  image 












[DE1‐SoC  boot]:  The  DE1‐SoC  can  ONLY  BOOT  from  SD/MMC  flash memory,  as  its 
BOOTSEL and CLKSEL values are hard‐wired on the board. Although its HPS contains all 
necessary  controllers,  the  board  does  not  have  a  physical DIP  switch  to modify  the 








Fig. 10: FPGA Configuration before HPS Booting (HPS boots from FPGA) [1, pp. A-2] 
¡Error! No se encuentra el origen de la referencia. shows the scheme under which the HPS first boots from 
one of  its non‐FPGA  fabric boot  sources,  then  software  running on  the HPS  configures  the  FPGA  fabric 
through the FPGA manager. The software on the HPS obtains the FPGA configuration image from any of its 
flash memory devices or communication  interfaces, such as  the SD/MMC memory, or  the Ethernet port. 
The software is provided by users, and the boot ROM is not involved in configuring the FPGA fabric. 
 























Fig. 12: HPS Boot Flows [1, pp. A-3] 
 
2.7.2.1 Preloader 













FPGA. You can build a complete design  in Quartus Prime & Qsys, simulate  it  in ModelSim‐Altera, and then 
program the FPGA through the Quartus Prime Programmer. The DE1‐SoC has a lot of pins, which makes it 








On  the  one  hand,  bare‐metal  soŌware  enjoys  the  advantage  of  having  no OS  overhead.  This  has many 
consequences, the most visible of which are that code executes at naƟve speed as no context switching is 
ever performed, and addiƟonally,  that code can directly address  the HPS peripherals using  their physical 
memory‐mapped addresses, as no virtual memory system is being used. This is very useful when trying to 














Running code on a Linux operating  system has  several advantages. First of all,  the kernel  releases CPU1 
from reset upon boot, so all processors are available. Furthermore, the kernel initializes and makes most, if 
not all HPS peripherals available  for use by  the programmer. This  is possible  since  the  Linux  kernel has 
access  to  a  huge  amount  of  device  drivers. Multi‐threaded  code  is  also much  easier  to  write,  as  the 




the virtual memory system put  in place by  the OS, a program cannot directly access  the HPS peripherals 
through their physical memory‐mapped addresses. Instead, one first needs to map the physical addresses 
of  interest  into  the  running  program’s  virtual  address  space.  Only  then will  it  be  possible  to  access  a 
peripheral’s  registers.  Ideally,  the programmer  should write a device driver  for each  specific  component 
that is designed to have a clean interface between user code, and device accesses. 
At  the end of  the day, bare‐metal applications and applications running code on  top of Linux can do  the 




































































Fig. 14: Creating a New Project using the wizard. 
 







Fig. 16: Project type selection. 
 
































1. To use  the HPS,  add  an “Arria V/Cyclone V Hard Processor System”  to  the  system.  In 


















GUI will seem as  though  it  is not responding, but  this  is not  the case. The GUI  is  just 



















This  tab configures  the HPS’ peripheral pins  that are available on  the SoC device. Most device pins have 
various sources and are multiplexed. The pins can be configured to be sourced by the FPGA part, or by the 
different HPS peripherals. We want to use the HPS to access the button and LED available in the DE1‐SoC. 







Fig. 21: Detail of connection of HPS_KEY & HPS_LED on DE1-SoC Schematics to pins G21 and A24 
The Qsys GUI doesn’t make any reference to pins G21 and A24, as they depend on the device being used, 
and cannot be generalized to other Cyclone V devices. However, the GUI does have references to what  is 






















Fig. 23 Using Pin G21 for SPI MOSI 
 























































Fig. 27: Quad SPI Controller connection in HPS 
 
   







Fig. 29: SPI master controller configuration 
 
   



















































































































Now  that  you’ve placed  all of  the  components,  you must  connect all  the  interfaces  together. All of  the 
possible connections are  indicated by  light grey  lines. To make an actual connection,  simply click on  the 






















































soc_system_inst : component soc_system 
  port map( 
      clk_clk                               => CLOCK_50, 
      hps_0_ddr_mem_a                       => HPS_DDR3_ADDR, 
      hps_0_ddr_mem_ba                      => HPS_DDR3_BA, 
      hps_0_ddr_mem_ck                      => HPS_DDR3_CK_P, 
      hps_0_ddr_mem_ck_n                    => HPS_DDR3_CK_N, 
      hps_0_ddr_mem_cke                     => HPS_DDR3_CKE, 
      hps_0_ddr_mem_cs_n                    => HPS_DDR3_CS_N, 
      hps_0_ddr_mem_ras_n                   => HPS_DDR3_RAS_N, 
      hps_0_ddr_mem_cas_n                   => HPS_DDR3_CAS_N, 
      hps_0_ddr_mem_we_n                    => HPS_DDR3_WE_N, 
      hps_0_ddr_mem_reset_n                 => HPS_DDR3_RESET_N, 
      hps_0_ddr_mem_dq                      => HPS_DDR3_DQ, 
      hps_0_ddr_mem_dqs                     => HPS_DDR3_DQS_P, 
      hps_0_ddr_mem_dqs_n                   => HPS_DDR3_DQS_N, 
      hps_0_ddr_mem_odt                     => HPS_DDR3_ODT, 
      hps_0_ddr_mem_dm                      => HPS_DDR3_DM, 
      hps_0_ddr_oct_rzqin                   => HPS_DDR3_RZQ, 
      hps_0_io_hps_io_emac1_inst_TX_CLK     => HPS_ENET_GTX_CLK, 
      hps_0_io_hps_io_emac1_inst_TX_CTL     => HPS_ENET_TX_EN, 
      hps_0_io_hps_io_emac1_inst_TXD0       => HPS_ENET_TX_DATA(0), 
      hps_0_io_hps_io_emac1_inst_TXD1       => HPS_ENET_TX_DATA(1), 
      hps_0_io_hps_io_emac1_inst_TXD2       => HPS_ENET_TX_DATA(2), 
      hps_0_io_hps_io_emac1_inst_TXD3       => HPS_ENET_TX_DATA(3), 
      hps_0_io_hps_io_emac1_inst_RX_CLK     => HPS_ENET_RX_CLK, 
      hps_0_io_hps_io_emac1_inst_RX_CTL     => HPS_ENET_RX_DV, 
      hps_0_io_hps_io_emac1_inst_RXD0       => HPS_ENET_RX_DATA(0), 
      hps_0_io_hps_io_emac1_inst_RXD1       => HPS_ENET_RX_DATA(1), 
      hps_0_io_hps_io_emac1_inst_RXD2       => HPS_ENET_RX_DATA(2), 
      hps_0_io_hps_io_emac1_inst_RXD3       => HPS_ENET_RX_DATA(3), 
      hps_0_io_hps_io_emac1_inst_MDIO       => HPS_ENET_MDIO, 
      hps_0_io_hps_io_emac1_inst_MDC        => HPS_ENET_MDC, 
      hps_0_io_hps_io_qspi_inst_CLK         => HPS_FLASH_DCLK, 
      hps_0_io_hps_io_qspi_inst_SS0         => HPS_FLASH_NCSO, 
      hps_0_io_hps_io_qspi_inst_IO0         => HPS_FLASH_DATA(0), 
      hps_0_io_hps_io_qspi_inst_IO1         => HPS_FLASH_DATA(1), 
      hps_0_io_hps_io_qspi_inst_IO2         => HPS_FLASH_DATA(2), 
      hps_0_io_hps_io_qspi_inst_IO3         => HPS_FLASH_DATA(3), 
      hps_0_io_hps_io_sdio_inst_CLK         => HPS_SD_CLK, 
      hps_0_io_hps_io_sdio_inst_CMD         => HPS_SD_CMD, 






      hps_0_io_hps_io_sdio_inst_D1          => HPS_SD_DATA(1), 
      hps_0_io_hps_io_sdio_inst_D2          => HPS_SD_DATA(2), 
      hps_0_io_hps_io_sdio_inst_D3          => HPS_SD_DATA(3), 
      hps_0_io_hps_io_usb1_inst_CLK         => HPS_USB_CLKOUT, 
      hps_0_io_hps_io_usb1_inst_STP         => HPS_USB_STP, 
      hps_0_io_hps_io_usb1_inst_DIR         => HPS_USB_DIR, 
      hps_0_io_hps_io_usb1_inst_NXT         => HPS_USB_NXT, 
      hps_0_io_hps_io_usb1_inst_D0          => HPS_USB_DATA(0), 
      hps_0_io_hps_io_usb1_inst_D1          => HPS_USB_DATA(1), 
      hps_0_io_hps_io_usb1_inst_D2          => HPS_USB_DATA(2), 
      hps_0_io_hps_io_usb1_inst_D3          => HPS_USB_DATA(3), 
      hps_0_io_hps_io_usb1_inst_D4          => HPS_USB_DATA(4), 
      hps_0_io_hps_io_usb1_inst_D5          => HPS_USB_DATA(5), 
      hps_0_io_hps_io_usb1_inst_D6          => HPS_USB_DATA(6), 
      hps_0_io_hps_io_usb1_inst_D7          => HPS_USB_DATA(7), 
      hps_0_io_hps_io_spim1_inst_CLK        => HPS_SPIM_CLK, 
      hps_0_io_hps_io_spim1_inst_MOSI       => HPS_SPIM_MOSI, 
      hps_0_io_hps_io_spim1_inst_MISO       => HPS_SPIM_MISO, 
      hps_0_io_hps_io_spim1_inst_SS0        => HPS_SPIM_SS, 
      hps_0_io_hps_io_uart0_inst_RX         => HPS_UART_RX, 
      hps_0_io_hps_io_uart0_inst_TX         => HPS_UART_TX, 
      hps_0_io_hps_io_i2c0_inst_SDA         => HPS_I2C1_SDAT, 
      hps_0_io_hps_io_i2c0_inst_SCL         => HPS_I2C1_SCLK, 
      hps_0_io_hps_io_i2c1_inst_SDA         => HPS_I2C2_SDAT, 
      hps_0_io_hps_io_i2c1_inst_SCL         => HPS_I2C2_SCLK, 
      hps_0_io_hps_io_gpio_inst_GPIO09      => HPS_CONV_USB_N, 
      hps_0_io_hps_io_gpio_inst_GPIO35      => HPS_ENET_INT_N, 
      hps_0_io_hps_io_gpio_inst_GPIO40      => HPS_LTC_GPIO, 
      hps_0_io_hps_io_gpio_inst_GPIO48      => HPS_I2C_CONTROL, 
      hps_0_io_hps_io_gpio_inst_GPIO53      => HPS_LED, 
      hps_0_io_hps_io_gpio_inst_GPIO54      => HPS_KEY_N, 
      hps_0_io_hps_io_gpio_inst_GPIO61      => HPS_GSENSOR_INT, 
      reset_reset_n                         => '1' 




entity soc_system_top is 
    port( 
     -- -- ADC 
     -- ADC_CS_n         : out   std_logic; 
     -- ADC_DIN          : out   std_logic; 
     -- ADC_DOUT         : in    std_logic; 
     -- ADC_SCLK         : out   std_logic; 
 
     -- -- Audio 
     -- AUD_ADCDAT       : in    std_logic; 
     -- AUD_ADCLRCK      : inout std_logic; 
     -- AUD_BCLK         : inout std_logic; 
     -- AUD_DACDAT       : out   std_logic; 
     -- AUD_DACLRCK      : inout std_logic; 
     -- AUD_XCK          : out   std_logic; 
 
     -- -- CLOCK 
        CLOCK_50         : in    std_logic; 
     -- CLOCK2_50        : in    std_logic; 






     -- CLOCK4_50        : in    std_logic; 
 
     -- -- SDRAM 
        DRAM_ADDR        : out   std_logic_vector(12 downto 0); 
        DRAM_BA          : out   std_logic_vector(1 downto 0); 
        DRAM_CAS_N       : out   std_logic; 
        DRAM_CKE         : out   std_logic; 
        DRAM_CLK         : out   std_logic; 
        DRAM_CS_N        : out   std_logic; 
        DRAM_DQ          : inout std_logic_vector(15 downto 0); 
        DRAM_LDQM        : out   std_logic; 
        DRAM_RAS_N       : out   std_logic; 
        DRAM_UDQM        : out   std_logic; 
        DRAM_WE_N        : out   std_logic; 
 
     -- -- I2C for Audio and Video-In 
     -- FPGA_I2C_SCLK    : out   std_logic; 
     -- FPGA_I2C_SDAT    : inout std_logic; 
 
     -- -- SEG7 
        HEX0_N           : out   std_logic_vector(6 downto 0); 
        HEX1_N           : out   std_logic_vector(6 downto 0); 
        HEX2_N           : out   std_logic_vector(6 downto 0); 
        HEX3_N           : out   std_logic_vector(6 downto 0); 
        HEX4_N           : out   std_logic_vector(6 downto 0); 
        HEX5_N           : out   std_logic_vector(6 downto 0); 
 
     -- -- IR 
     -- IRDA_RXD         : in    std_logic; 
     -- IRDA_TXD         : out   std_logic; 
 
     -- -- KEY_N 
        KEY_N            : in    std_logic_vector(3 downto 0); 
 
     -- -- LED 
        LEDR             : out   std_logic_vector(9 downto 0); 
 
     -- -- PS2 
     -- PS2_CLK          : inout std_logic; 
     -- PS2_CLK2         : inout std_logic; 
     -- PS2_DAT          : inout std_logic; 
     -- PS2_DAT2         : inout std_logic; 
 
     -- -- SW 
        SW               : in    std_logic_vector(9 downto 0); 
 
     -- -- Video-In 
     -- TD_CLK27         : inout std_logic; 
     -- TD_DATA          : out   std_logic_vector(7 downto 0); 
     -- TD_HS            : out   std_logic; 
     -- TD_RESET_N       : out   std_logic; 
     -- TD_VS            : out   std_logic; 
 
     -- -- VGA 
     -- VGA_B            : out   std_logic_vector(7 downto 0); 
     -- VGA_BLANK_N      : out   std_logic; 
     -- VGA_CLK          : out   std_logic; 
     -- VGA_G            : out   std_logic_vector(7 downto 0); 
     -- VGA_HS           : out   std_logic; 
     -- VGA_R            : out   std_logic_vector(7 downto 0); 






     -- VGA_VS           : out   std_logic; 
 
     -- -- GPIO_0 
     -- GPIO_0           : inout std_logic_vector(35 downto 0); 
 
     -- -- GPIO_1 
     -- GPIO_1           : inout std_logic_vector(35 downto 0); 
 
     -- -- HPS 
        HPS_CONV_USB_N   : inout std_logic; 
        HPS_DDR3_ADDR    : out   std_logic_vector(14 downto 0); 
        HPS_DDR3_BA      : out   std_logic_vector(2 downto 0); 
        HPS_DDR3_CAS_N   : out   std_logic; 
        HPS_DDR3_CK_N    : out   std_logic; 
        HPS_DDR3_CK_P    : out   std_logic; 
        HPS_DDR3_CKE     : out   std_logic; 
        HPS_DDR3_CS_N    : out   std_logic; 
        HPS_DDR3_DM      : out   std_logic_vector(3 downto 0); 
        HPS_DDR3_DQ      : inout std_logic_vector(31 downto 0); 
        HPS_DDR3_DQS_N   : inout std_logic_vector(3 downto 0); 
        HPS_DDR3_DQS_P   : inout std_logic_vector(3 downto 0); 
        HPS_DDR3_ODT     : out   std_logic; 
        HPS_DDR3_RAS_N   : out   std_logic; 
        HPS_DDR3_RESET_N : out   std_logic; 
        HPS_DDR3_RZQ     : in    std_logic; 
        HPS_DDR3_WE_N    : out   std_logic; 
        HPS_ENET_GTX_CLK : out   std_logic; 
        HPS_ENET_INT_N   : inout std_logic; 
        HPS_ENET_MDC     : out   std_logic; 
        HPS_ENET_MDIO    : inout std_logic; 
        HPS_ENET_RX_CLK  : in    std_logic; 
        HPS_ENET_RX_DATA : in    std_logic_vector(3 downto 0); 
        HPS_ENET_RX_DV   : in    std_logic; 
        HPS_ENET_TX_DATA : out   std_logic_vector(3 downto 0); 
        HPS_ENET_TX_EN   : out   std_logic; 
        HPS_FLASH_DATA   : inout std_logic_vector(3 downto 0); 
        HPS_FLASH_DCLK   : out   std_logic; 
        HPS_FLASH_NCSO   : out   std_logic; 
        HPS_GSENSOR_INT  : inout std_logic; 
        HPS_I2C_CONTROL  : inout std_logic; 
        HPS_I2C1_SCLK    : inout std_logic; 
        HPS_I2C1_SDAT    : inout std_logic; 
        HPS_I2C2_SCLK    : inout std_logic; 
        HPS_I2C2_SDAT    : inout std_logic; 
        HPS_KEY_N        : inout std_logic; 
        HPS_LED          : inout std_logic; 
        HPS_LTC_GPIO     : inout std_logic; 
        HPS_SD_CLK       : out   std_logic; 
        HPS_SD_CMD       : inout std_logic; 
        HPS_SD_DATA      : inout std_logic_vector(3 downto 0); 
        HPS_SPIM_CLK     : out   std_logic; 
        HPS_SPIM_MISO    : in    std_logic; 
        HPS_SPIM_MOSI    : out   std_logic; 
        HPS_SPIM_SS      : inout std_logic; 
        HPS_UART_RX      : in    std_logic; 
        HPS_UART_TX      : out   std_logic; 
        HPS_USB_CLKOUT   : in    std_logic; 
        HPS_USB_DATA     : inout std_logic_vector(7 downto 0); 
        HPS_USB_DIR      : in    std_logic; 
        HPS_USB_NXT      : in    std_logic; 






    ); 






I/O standards to all pins names  in “soc_system_top.vhd”.   The truth  is that  it assigns values for all 
pin  names,  except  those  related  to  the  HPS’  DDR3  memory.  The  reason  is  that  the  DDR3  pin 
assignments depend on how you parameterize the HPS memory timings  in Qsys. Our TCL script could 
not have  known what  timings  you were  going  to use,  so  it doesn’t  set  those pin  locations  and  I/O 
standards.  





Fig. 36: Correct HPS DDR3 Pin Assignment TCL Script Selection 
3. Execute “hps_sdram_p0_pin_assignments.tcl”. 
 
[Note]:  If at  this point  you do not  see  the  same  thing as on  Fig. 36,  then  close and 
relaunch quartus prime again. Some versions of quartus prime suffer from a bug, where 






































































Fig. 39: bsp-editor main window 
 
 
























This bsp-editor has generated all the files supporting the construction of a 
Singe U-boot Preloder. The folder contains some source files (c and h) with 
the specific configuration of your HPS.  
 
9. Execute the following command to build the preloader. 







The files  listed  in Table 6 are built  in the “./cyclonevbsp/software/spl_bsp/”   folder. We are going to use 
the preloader‐mlpimage.bin. This file includes a special header necessary in order to validate the image to 
be loaded.  The u‐boot image is “signed” using the mkpimage tool [3]. 








If you ever decide to move the project directory defined, you will have to 
regenerate the preloader. Unfortunately, the script provided by Altera 
which generates the preloader hard-codes multiple absolute paths directly in 







This  file  is  generated  using  the  hardware  description  available  in  the  “soc_system.sopinfo”  file  and 
additional  support  files  named  soc_system_board_info.xml  and  hps_common_board_info.xml  (files 
available also in [4]). The command necessary (in a SoC EDS command shell) to obtain the device tree blob 
file is this: 
$ sopc2dts --input soc_system.sopcinfo\ 
  --output soc_system.dtb  --type dtb\ 
  --board soc_system_board_info.xml\ 
  --board hps_common_board_info.xml\ 
  --clocks 
 
 
Every time that you change the hardware in the FPGA you need to obtain a 
new device tree. The previous command always obtains the device tree in 
binary form. If you change –type dtb by –type dts you will obtain the device 

















Table 7: Error displayed by u-boot when configuring the FPGA. 
Error No Description 
-1 The FPGA is not able to enter reset phase after FPGA reset request being made at FPGA 
Manager 
-2 The FPGA is not able to enter configuration phase after FPGA reset release request being 
made at FPGA Manager 
-3 The FPGA is having config error after enable AXI configuration at FPGA Manager 
-4 The FPGA is having timeout from entering config done phase after enable AXI configuration at 
FPGA Manager 
-5 The FPGA is having timeout from getting dclkcnt done signal after enable the dclkcnt delay. 
-6 The FPGA is having timeout from entering init phase or user mode after disable AXI 
configuration at FPGA Manager 
-7 The FPGA is having timeout from getting dclkcnt done signal after enable the dclkcnt delay. 
This is happen after FPGA reaching init phase or user mode 








fatload mmc 0:1 $fpgadata soc_system.rbf; 
fpga load 0 $fpgadata $filesize; 





2. Add the U‐boot header to the “boot.script”  file  to create the u‐boot.scr  file. Execute  this  in a SoC EDS 
command shell: 
 
$ ./software/spl_bsp/uboot-socfpga/tools/mkimage  -A arm -O linux -T script -
















Fig. 43: SD card organization 
Table 8 summarizes the information that is stored on the SD card and how each file is generated: 
Table 8: Organization of the partitions in the SD card. 
Location File 
System 
File Name Description Source of File 
Partition 1 FAT32 soc_system.dtb Device Tree Blob file Build with  sopc2dts  utility 
Partition 1 FAT32 soc_system.rbf Compressed FPGA 
configuration file 
Build with quartus, convert .sof to .rbf 
Partition 1 FAT32 u-boot.scr U-boot script for 
configuring FPGA 
Build with boot.script and  mkimage  utility
Partition 1 FAT32 zImage Compressed Linux 
kernel image file 
Generated by Buildroot with  make  
linux-build  
Partition 2 EXT3 various Linux root filesystem Generated by Buildroot with  make  
Partition 3 A2 raw preloader-
mkpimage.bin 
Preloader image Generated with SoC EDS BSP Editor 
based on Quartus handoff information 













$ sudo ~/make_sdimage.py -h 
usage: make_sdimage.py [-h] [-P PART_ARGS] [-s SIZE] [-n IMAGE_NAME] [-f] 
 
Creates an SD card image for Altera's SoCFPGA SoC's 
optional arguments: 
-h, --help     show this help message and exit 
-P PART_ARGS   specifies a partition. May be used multiple times. file[,file 
               ,...],num=,format=, 
               size=[,type=ID] 
-s SIZE        specifies the size of the image. Units K|M|G can be used. 
-n IMAGE_NAME  specifies the name of the image. 
-f             deletes the image file if exists 
 
Usage: PROG [-h] -P  [-P ...] -P 
When  building  the  files  using  the  tool  flows,  use  the  Table  9    to  help  locate  the  files  after  the  build 
completes.  It  can  be  helpful  to  copy  all  the  required  files  to  a  sdcard  directory  along  with  the 
make_sdimage.py script and run the script from that sdcard directory. The names used in the table match 
those in the cyclonevbsp project and the example usage of the script shown below the table. Note that the 
file names  listed  in the table are  links to the build output target files. You will need to follow the  links to 
their target destination file and copy that file to the sdcard directory. The target file names include one or 
more of  the  following  suffixes: machine name,  version number, date/timestamp.  The make_sdimage.py 
script does not support the use of links when specifying the filenames. 
Table 9: List of files needed to build the SD card 
Item Source File Location Copy to sdcard 
directory as 








./cyclonevbsp /output_files/soc_system.rbf soc_system.rbf 
Device Tree Blob file ./cyclonevbsp /soc_system.dtb soc_system.dtb 
U-boot script for 
configuring FPGA 
./cyclonevbsp /u-boot.scr u-boot.scr 
U-boot image Buildroot .<builroot>/output/images/ u-boot.img 
Compressed Linux 
kernel image file 
.<builroot>/output/images/ zImage 
Linux root filesystem .<builroot>/output/images/ extract  to 




$ mkdir rootfs 
$ cd  rootfs 






So  far,  some of  these  files have been  created:  soc_system.rbf,  soc_system.dtb, preloader_mkpimage.bin 






$ sudo /usr/bin/python/make_sdimage.py \ 
    -f \ 
    -P preloader-mkpimage.bin,u-boot.img,num=3,format=raw,size=10M,type=A2 \ 
    -P rootfs/*,num=2,format=ext3,size=1200M \ 
    -P zImage,u-boot.scr,soc_system.rbf,soc_system.dtb,num=1,format=vfat,size=300M \ 
    -s 1700M  \ 
    -n de1soc-sd-card.img 
3.8.5 Copying the image to the SD Card (Linux Host) 
Determine  the  device  name  by  running  the  command  below  before  and  after  plugging  in  the  SD  card 
reader into the host. 
 




$ sudo dd if=de1soc-sd-card.img of=/dev/sdx bs=1M 
 
Replace  "sdx"  with  the  device  name  of  the  SD  card  on  your  host  system. 
After the clone command finishes, flush the file system buffers: 
 
$ sudo sync 
 
 
The cloning process can take several minutes, and there is no feedback or 
progress indicator during the cloning process, leaving you to wonder if the 
system is hung. You can use the pv command to monitor the progress of the 
cloning process through a pipe. 
             $ sudo apt-get install pv 
             $ pv -<xxxx>.img | sudo dd of=/dev/sd<x> bs=1M 
(replacing "sdx" with the device name of the SD card on your host system) 
When the progress indicator shows 100%, wait for the command prompt to 
return and then flush the buffers: 







is often preferable  to  create  the SD  card and write  it  to  the  card once,  then update different elements 
individually. The following table presents how each item can be updated individually: 
Table 10: Procedure to copy files manually to the SD 























































Fig. 46: DE1-SoC Wiring 
3. Insert the SD card into the slot. 
 





















[Serial  interface  identification  in  Linux]:  In  Linux,  the  serial  devices  are  identified 
typically with  the  names  /dev/ttyS0,  /dev/ttyS1,  etc.  In  the  figure,  the  example  has 
been checked with a serial port implemented with an USB‐RS232 converter. This is the 
























Fig. 49: Main screen of VMware player with some VM available to be executed. 
 
 






Open  the  Firefox  web  browser  and  download  from  https://buildroot.org/    the  version  identified  as 




Fig. 51 Buildroot homepage. 












Fig. 53: Buildroot folder (the folder name depends on the version downloaded). 
Right‐click  in  the  window  and  execute  “Open  in  Terminal”  or  execute  from  Dash  home  the  Terminal 

































names.  You  can  find  a  description  of  “make”  application  in  this  link 
https://www.gnu.org/software/make/manual/make.pdf 
 
xxx@ubuntu:~/Documents$ cd buildroot-2016.05 
xxx@ubuntu:~/Documents/buildroot-2016.05$ make altera_sockit_defconfig 








Fig. 55: Buildroot setup screen (make xconfig). The content of this windows depends on the parameter selected. 
 
 







Once  Buildroot  configuration  is  started,  it  is  necessary  to  configure  the  different  items.  You  need  to 
navigate  through  the  different menus  and  select  the  elements  to  install.  Table  XI  contains  the  specific 
configuration  of  Buildroot  for  installing  it  in  the  De1‐SoC.  Depending  on  the  version  downloaded  the 
organization and the items displayed can be different. 
Table XI: Parameters for Buildroot configuration 


















conventions  for  file  formats, 








  ARM Instruction Set  ARM   
Build options    Default values  How  Buildroot  will  build  the 
code. Leave default values.  
Toolchain      Cross  Compiler,  linker, 
libraries  to  be  built  to 
compile  our  embedded 
application  





Same as kernel being built  Source  header  files  of  the 
Linux  Kernel.  Navigate  to 





  C library  glibc   
  Glibc version  2.23   
 








Main Item  Subitem   Value  Comments 
  Binutils Version  binutils 2.25.1  Binutils  contains  tools  to 
manage  the  binary  files 




gcc  4.9.x  GCC  tools  version  to  be 
installed 
  Enable C++ support  Yes  Including  support  for  C++ 
programming,  compiling, and 
linking. 




















  Passwords encoding  md5   
  Init System  BusyBox   
  /dev management  Dynamic using devtmpfs only   







Default target skeleton  Linux  folder  organization  for 
the embedded system 
  Enable  root    login 
with password 
Root password: <your value>   








  Path to user tables  /home/<user>/ut/test  This  file  contains  the  list  of 







  Custom  Scripts  to 
run … 
none  These  scripts  are  executed 
after  Buildroot  has  finished 
certain tasks  






Main Item  Subitem   Value  Comments 
run a getty  
 
to  run  getty  (login)  process. 
Uses ttyS0 for serial port 




Linux Kernel       
  Kernel version  Custom Git Repository   



















  Build  Device  Tree 
Blob 
Use a custom device tree file   
  Device  Tree  Source 
Filenames 
<your own path>  You  must  copy  the  .dts  file 
generated  in  previous 
chapters  to  this  path.  If  you 
have  generated  only  the  dtb 






















  Developments tools  Default values   
  Filesystem  and  flash 
utilities 
Default values   
  Games  Default values   






Main Item  Subitem   Value  Comments 
applications 
(graphic/text) 






Perl  is  used  by  OpenCL 
Runtime 
  Libraries  Default   
  Mail  Default   











  Real‐Time  Default   
  Security  Default   
  Shell and utilities  Default   
  System tools  Default   













in  the  filesystem  to  copy 
applications, etc.  











You  need  to  provide,  in  the 
field  “U‐boot  SPL  binary 
image  name”,  the  name  of 
the file to be generated.  This 
SPL  is  the  preloader  but  we 
are  not  going  to  use  it. 
Instead we use the preloader 
generated  by  Altera  SoC 
tools. 

































[Help]:   The Buildroot configuration  is stored  in a file named as “.config”. You should 
have a backup of this file.   If you want to build another Buildroot  in another directory 
with a different configuration but reusing some of the packages downloaded, you can 





[Time  for  this step]:    In  this step Buildroot  is going to connect, using the  internet,  to 


















Fig.  58  summarizes  the  use  of Buildroot. Buildroot  generates  a  boot  loader,  a  kernel  image,  and  a  file 
system. 
 
Fig. 58: Schematic representation of the Buildroot tool. Buildroot generates the root file system, the kernel 












dtb extension are  the device  tree  in  the binary  form used by Linux  in  the booting phase  to discover  the 











































Fig. 60: Summary of the different configurations for developing applications for embedded systems. Figure 
copied from “Free Electrons” training materials (http://free-electrons.com/training/) 
The  first  question  is  where  the  cross‐compiler  is  located.  The  answer  is  this:  in  the  folder 
“<buildroot>/output/host/usr/bin”.  If  you  inspect  the  content  of  this  folder,  you  can  see  the  entire 




















Fig. 62: Selection of the workspace for Eclipse. Use a folder in your account. 
 
 













Fig. 63: Eclipse welcome window.  
 
Fig. 64: Eclipse main window. 






















Fig. 67: Hello world example. 
The next step  (mandatory)  is the Eclipse project configuration  for managing the Cross‐tools.  In Project  ‐> 











Fig. 69: Cross tools locate on (path).The path shown in this figure is an example.Use always the path of your 
toolchain. 













Fig. 71: Libraries search path. 
 


















Fig. 72: Pop-up window when executing “Connect to Server.” 
 











Warning. If you experiment problems using ssh, delete the .ssh folder in 





DE1‐SoC,  change  the  file  permissions  to  “executable”  and  execute  the  program  to  be  debugged  using 
gdbserver utility. Of course, this is a time‐consuming process and very inefficient. The alternative solution is 
to  use  the  automatic  debugging.  To  debug  your  applications, we  need  to  define  a  debug  session  and 




your  BBB);  the  remote  path  where  your  executable  file  will  be  downloaded;  and  the  mode  for  the 
debugging  (Automatic Remote Debugging Launcher). Secondly,  in  the argument  tab, you can  specify  the 




Fig. 75: Creating a Debug Configuration 
 
In the debugger window (main tab) you need to configure the path of your gdb application. Remember that 
we are working with a cross‐compiler, cross‐debugging,  therefore, you need  to provide here  the correct 
path  of  your  gdb.  The GDB  command  file must  be  specified,  providing  a  path  to  an  empty  file.  In  the 






















application  consisting  of  blinking  the  LEDs  or  showing  info  in  the  displays  and  controlling  the  behavior 
through  the  switches or buttons. These applications are easy  to  create and, at  the  same  time, gets you 
familiar with using  the design  tools,  the procedures and  the different  techniques  involved  in embedded 
systems  design.  Later,  there  will  be  an  opportunity  to  increase  the  design  complexity  to make more 
powerful and interesting applications.  
 Creating an external peripheral connected to HPS parallel I/O: Displays Test. 6.1












entity displays_test is 
port(  clk:  in std_logic; 
 nRst:  in  std_logic; 
 disp_ena_n: in std_logic_vector(5 downto 0); 
 disp0:  buffer std_logic_vector(6 downto 0); 
 disp1:  buffer std_logic_vector(6 downto 0); 
 disp2:  buffer std_logic_vector(6 downto 0); 
 disp3:  buffer std_logic_vector(6 downto 0); 
 disp4:  buffer std_logic_vector(6 downto 0); 
 disp5:  buffer std_logic_vector(6 downto 0)); 
end entity; 
 
architecture rtl of displays_test is 
 signal counter:  std_logic_vector(22 downto 0); 
 signal segments:  std_logic_vector(6 downto 0); 
 signal num_disp:  std_logic_vector(2 downto 0); 
 signal tic:  std_logic; 
 constant tenth_sec: natural := 4999999; 
 
begin 
 process(clk, nRst) 
 begin 
    if nRst = '0' then 
  counter <= (others => '0'); 
    
    elsif clk'event and clk = '1' then 
  if tic = '1' then 
      counter <= (others => '0'); 
  else 
      counter <= counter + 1; 
  end if; 
    end if; 
 end process; 
 







 process(clk, nrst) 
 begin 
     if nRst = '0' then 
    segments <= "1111110"; 
     elsif clk'event and clk = '1' then 
    if tic = '1' then 
   if segments = 0 then 
       segments <= "1111110"; 
   else  
       segments <= segments(5 downto 0)&'0'; 
   end if; 
    end if; 
     end if; 
 end process; 
 
 process(clk, nrst) 
 begin 
     if nRst = '0' then 
   num_disp <= (others => '0'); 
    
     elsif clk'event and clk = '1' then 
  if segments = 0 and tic = '1' then 
      if num_disp = 5 then 
   num_disp <= (others => '0'); 
      else 
   num_disp <= num_disp + 1; 
      end if; 
  end if; 
     end if; 
 end process; 
 
 disp0 <= segments   when disp_ena_n(0) = '0' and num_disp = 0 else 
    (others => '0') when disp_ena_n(0) = '0' and num_disp > 0 else 
    (others => '1'); 
     
 disp1 <= segments  when disp_ena_n(1) = '0' and num_disp = 1 else 
    (others => '0') when disp_ena_n(1) = '0' and num_disp > 1 else 
    (others => '1'); 
     
 disp2 <= segments   when disp_ena_n(2) = '0' and num_disp = 2 else 
    (others => '0') when disp_ena_n(2) = '0' and num_disp > 2 else 
    (others => '1'); 
 
 disp3 <= segments   when disp_ena_n(3) = '0' and num_disp = 3 else 
    (others => '0') when disp_ena_n(3) = '0' and num_disp > 3 else 
    (others => '1'); 
 
 disp4 <= segments   when disp_ena_n(4) = '0' and num_disp = 4 else 
    (others => '0') when disp_ena_n(4) = '0' and num_disp > 4 else 
    (others => '1'); 
  
 disp5 <= segments   when disp_ena_n(5) = '0' and num_disp = 5 else 























1. Open Quartus project “soc_system.qpf” and  launch Qsys,  then open “soc_system.qsys” as 
described previously. Following  the same method as when  the hps, clk, sysid and  jtag_uart were 
instantiated,  it  is  time  to place a new component  in our basic  system. Now  the PIO  (Parallel  IO) 
component is going to be instantiated and connected in our system 
2. Type PIO in the Search Window of IP catalog. 





















Fig. 79: Parameters in the PIO IP. 









address  0x0003_0000.  Considering  that  the  base  address  of  the  h2f_lw_axi_master  is 
“0xff20_0000”, as can be seen in the cyclone5_handbook. Volume 3. Page 1‐16. Table1‐2(common 









Fig. 80: Details of the connection of displays_ctrl IP (Avalon PIO) with the hps_0 (HPS). 








13. Include  the new design  file  “displays_test.vhd”  in  the project, as  shown  in  Fig. 81, get by menu 















Fig. 82: Identification of the ports for displays, etc. 
 
15. In  the  “architecture  body  of soc_system_top”  declare  the  signal  needed  to  connect  the hps 
reset output signal and the displays_ena_n signal to the displays_test module. 
16. In  the  component  declaration  include  de  output  corresponding  to  the  displays_ctrl port, 










Fig. 83: Adding “signals” 
17. In  the  port  map  zone  of  the  emplacement  sentence  of  the  soc_system,  include  the  lines 
corresponding  to  the connection between  the parallel port output and  the displays_ena_n signal 








Fig. 85: mapping the connection with the hardware managing the displays 
19. Save  the project  files and compile  the project. This compilation  should not  take more  than 15 
minutes. Exit Quartus when all errors are resolved. 
6.1.5 Creating the SD Image. 
Having  into  account  that  the  hardware  system  has  changed with  the  inclusion  of  a  new  element,  the 
displays_test module, and the Parallel Output port displays_ctrl, it is necessary to create a new device tree 












23. Using  the  same  zimage,  rootfs,  uboot  and  uboot.src  that were  used  in  chapter  7,  generate  the 
sdcard as described in 3.8.4, 3.8.5and 3.8.6 
24. Boot  the de1‐soc.  If  there not have been  any problem, now  you  could  see  the board  six  seven 
segments displays doing a funny blinking. 
6.1.6 Testing the hardware using Linux GPIO . 




generate  this  driver  as  a  kernel  loadable  module.  Buildroot  locates  it  in  the  rootfs  under  the 
/lib/modules/<kernel‐version>/kernel/drivers/gpio  folder with  the name  “gpio‐altera.ko”.  In  this  section, 
we will load manually this module that generates entry‐files in Linux sys folder. This will allow us to manage 
the output  lines  in the PIO peripheral displays_ctrl connected to the  input enable of any of the six seven 
segment displays available in the de1‐soc board. 
 











address  of  the  port.  This  address  is  kept  in  the  label  file  inside  the  gpioN  folder.  Please,  execute  this 












[sys  folder]:  /sys  is  a  virtual  file  system  that  can  be  accessed  to  set  or  obtain 
information about the kernel's view of the system. 
 
$ cd /lib/modules/3.10.31-ltsi/kernel/drivers/gpio/ 
$ modprobe gpio-altera 
$ cd /sys/class/gpio/ 
$ ls -l 
$ cat gpiochipN/label 
$ echo 165 > export 
$ cd gpio165  

























Qsys application). Previously  it has to be created and added to the  local components  library. This section 
describes the whole process, from the modelling stage in a formal language like VHDL, to the connection in 
the system and the generation of the new BSP so that the new peripheral can be used from a Linux user 























$ echo out > direction  
$ echo 1 > value 











Table 12: Registers map of blinker peripheral.  
Name  Address  Mode  Description  Initial 
Value 
SPEED  0  Write only  Speed of blinking/shifting of LEDS 
1: slowest,     15: fastest 
0x8 


















address  0xFF200000.  Then,  HPS  ARM  processor  can  send  commands  to  a  peripheral  by writing  to  the 
peripherals address  space and get  information back by  reading  from  the peripheral’s address  space. On 







Table 13: Avalon interface basic signals 
Name  Direction  Width  Description 
address  input  1 to 64  the address of the slave being accessed 








irq  input  1  Interrupt Request. A slave asserts IRQ when it needs service. 
 
The Avalon‐MM interface is synchronous. Each Avalon‐MM interface is synchronized to an associated clock 








Fig. 86: Read and write cycles using Avalon Bus 
In order to detect changes in the state of the FPGA peripherals, the HPS has to poll continuously the FPGA 
over  the bus.  If  the  state changes  infrequently, but we want  the  software  to get notified of  the  change 









interface. The  interrupt  interface  is quite simple, only a single one‐bit IRQ signal  is required. According to 




Bellow  theses  lines  (see  Fig. 87)  there  is  some VHDL  code  to model  the blinker peripheral with  its own 
Avalon  interface.  The  hardware  modelled  try  to  operate  as  aforementioned.  However,  the  code  is 
incomplete, therefore it must be completed before its incorporation into the rest of the system. The parts 
in which additional code must be included have been marked with the text ‐‐TBC (To Be Completed). Thus, 













entity blinker is 
 port( clk:  in std_logic; 
  reset:  in std_logic; 
 
  switches: --TBC 
  buttons: --TBC 
  leds:  --TBC 
    
  address: --TBC 
  write:  in std_logic; 
  writedata: in std_logic_vector(7 downto 0); 
  read:  in  std_logic; 
  readdata: -- TBC 
  irq:  buffer std_logic 
  ); 
end entity; 
 
architecture rtl of blinker is 
 
-- Pulse shaper signals 
signal sync_buttons:std_logic_vector(3 downto 0); 
signal cur_value: std_logic_vector(3 downto 0); 
signal last_value: std_logic_vector(3 downto 0); 
 
-- Speed Control signals 
signal speed:  std_logic_vector(3 downto 0); 
signal delay:  std_logic_vector(3 downto 0); 
signal faster: std_logic; 
signal slower: std_logic; 
 
-- Bliker signals 
signal count: std_logic_vector(23 downto 0); 
signal position: std_logic_vector(3 downto 0); 
signal running: std_logic; 
signal mode:  std_logic; 
signal pause: std_logic; 
signal change_mode: std_logic; 
 
-- Interrupt controller signals 










 -- Pulse shaper -------------------------------------------------------------- 
 pulse_shaper: 
 process(clk, reset) 
 begin 
  if reset = '1' then 
   cur_value <= "1111"; 
   last_value <= "1111"; 
  elsif clk'event and clk = '1' then 
   cur_value <= buttons; 
   last_value <= cur_value; 
  end if; 
 end process; 
  
 sync_buttons <= -- TBC 
 
 -- speed control ------------------------------------------------------------ 
 faster <= sync_buttons(0); 
 slower <= sync_buttons(1); 
 process(clk, reset) 
 begin 
  if (reset = '1') then 
   speed <= -- TBC 
 
  elsif clk'event and clk = '1' then 
   if (faster = '1' and speed /= 15) then 
    -- TBC 
 
   elsif (slower = '1' and speed /= 1) then 
    -- TBC 
 
   elsif write = '1' and address = '0' then 
    -- TBC 
   end if; 
  end if; 
 end process; 
 
 -- blinker -------------------------------------------------------------------- 
 change_mode <= sync_buttons(3); 
 pause <= sync_buttons(2); 
 
 -- leds manager 
 process(position, switches, mode) 
 begin 
  if mode = '0' then 
   case position is 
    when "0000" => leds <= "00000001"; 
    when "0001" => leds <= "00000010"; 
    when "0010" => leds <= "00000100"; 
    when "0011" => leds <= "00001000"; 
    when "0100" => leds <= "00010000"; 
    when "0101" => leds <= "00100000"; 
    when "0110" => leds <= "01000000"; 
    when "0111" => leds <= "10000000"; 
    when "1000" => leds <= "01000000"; 
    when "1001" => leds <= "00100000"; 
    when "1010" => leds <= "00010000"; 
    when "1011" => leds <= "00001000"; 
    when "1100" => leds <= "00000100"; 
    when "1101" => leds <= "00000010"; 
    when others => leds <= "00000000"; 
   end case; 
  else 
   if position(0) = '0' then 
    leds <= switches; 
   else 
    leds <= not switches; 
   end if; 
  end if; 








-- Mode controller 
 process(clk, reset) 
 begin 
  if reset = '1' then 
   -- TBC 
    
  elsif clk'event and clk = '1' then 
   if change_mode = '1' then 
    mode <= not mode; 
     
   elsif write = '1' and address = '1' then 
    mode <= writedata(1); 
     
   end if; 
  end if; 
 end process; 
 
 -- running controller 
 process(clk, reset) 
 begin 
  if reset = '1' then 
   running <= '1'; 
    
  elsif clk'event and clk = '1' then 
   if -- TBC 
    running <= not running; 
     
   elsif write = '1' and address = '1' then 
    -- TBC 
     
   end if; 
  end if; 
 end process; 
 
  
 -- shift generation 
 process(clk, reset) 
 begin 
  if (reset = '1') then 
   count <= X"000000"; 
   position <= "0000"; 
 
  elsif clk'event and clk = '1' then 
   if (running = '1') then 
    if (count = 0) then 
     count <= delay&X"00000"; 
     
     if (position = 13) then 
      position <= "0000"; 
     
     else 
      position <= position + 1; 
      
     end if; 
    else  
     count <= count - 1; 
     
    end if; 
   end if; 
  end if; 
 end process; 
  


























-- Avalon read control ------------------------------------------------- 
 
 readdata <= speed&'0'&ena_irq&mode&running  when read = '1' and -- TBC else 
       leds     when read = '1' and -- TBC else 
       (others => '0'); 
 
 
 -- Avalon interrupt control -------------------------------------------- 
 
 -- enable control 
 process(clk, reset) 
 begin 
  if reset = '1' then 
   ena_irq <= '0'; 
    
  elsif clk'event and clk = '1' then 
   if write = '1' and address = '1' then 
    ena_irq <= -- TBC 
     
   end if; 
  end if; 
 end process; 
 
 -- interrupt generation control 
 process(clk, reset) 
 begin 
  if reset = '1' then 
   irq <= '0'; 
    
  elsif clk'event and clk = '1' then 
   if ((sync_buttons(0) = '1') or (sync_buttons(1) = '1') or 
       (sync_buttons(2) = '1') or (sync_buttons(3) = '1')) 
     and -- TBC 
    irq <= '1'; 
 
   elsif read = '1' and address = '1' then 
    irq <= '0'; 
     
   end if; 
  end if; 
















2. Now you will need  to add  the blinker  to  the system. Since  this  is a custom module, you will  first 






























Fig. 91: Accessing signals view for the component 
  












10. Change  the  interface  for  “switches”  to  “new Conduit”.  This  will  create  an  interface  called 
“conduit_end”. 
11. Assign “buttons” and “leds” to also be on the “conduit_end” interface. The conduit interface type 












Fig. 94: Assigning signal type 
13. Change the signal type for all of the conduit signals to “switches”, “buttons” and “leds”. 
 
Fig. 95: Final assignation of interfaces and Signal Types. 
14. Go to the “Interfaces” tab. Make sure there are four interfaces: “clock”, “reset”, “conduit_end”, 












17. Press  “Finish” and  save  this  component. You  should  see a new  file  called  “blinker.tcl”  in  your 
project directory and a component named “blinker” under “Project”  in the  library window. Add 















22. Assign base address offset of 0x0004_0000. Lock  the address with  the symbol at  the right of  the 
address. 





Fig. 97: Final connection of the component in Qsys. 
24. You  have  now  finished  the  system,  so  save  it  as  “soc_system.qsys”.  You  can  now  generate  the 
system by clicking “Generate ‐> Generate” from the menu. In the “Generation” dialog, make 










Once  you  have  added  “blinker”  to  the  “soc_system.qsys”,  you  must  add  it  to  the  top‐level  file, 
















Fig. 99: Mapping the physical connection. 
27. Now the system is complete in quartus, it is only left to compile the whole project “Processing‐> 
Start Compilation”. 




But  for debugging purposes when we want to verify only the hardware  implementation  is  time‐saving  to 
configure  the FPGA directly  from Quartus. This avoids  to copy  the  .rbf  file  to  the SDcard and  reboot  the 
DE1‐SoC. This  is particularly useful when  in the phase of designing the system, where test operations are 
frequently done. This  section  shows how  to  carry out  this process. Ensure  that  the USB Blaster  cable  is 
connected as was described in section 3.8.7, and that the DE1‐SoC  is powered on. 



























































be used by  software applications we need  to  include  it  in  the device  tree blob,  that  is,  to  introduce  the 











$ sopc2dts --input soc_system.sopcinfo\ 
  --output soc_system.dts  --type dts\ 
  --board soc_system_board_info.xml\ 
  --board hps_common_board_info.xml\ 
  --clocks 
 
After  completion,  the  soc_system.dts  should now appear among  the pile of  files  that populate our  root 







to  map  the  HPS‐to‐FPGA  bridge’s  memory  into  the  process  memory.  However,  we  must  perform  an 
additional  task  if we want  the hardware  to be managed  through  some driver  that  sets up  an  interface 
between  our  userspace  code  and  the  hardware.  This  allows  us  to  avoid  having  to mmap  “/dev/mem”, 
which is quite unsafe. 
 
4. Open  the  soc_system.dts  file and  search  for  the blinker and displays_ctrl nodes. As you  see,  the 




blinker_0: unknown@0x100040000 { 
 reg = <0x00000001 0x00040000 0x00000002>; 
 interrupt-parent = <&hps_0_arm_gic_0>; 
 interrupts = <0 41 4>; 
 clocks = <&clk_0>; 
}; //end unknown@0x100040000 (blinker_0) 
 
displays_ctrl: gpio@0x100030000 { 
 compatible = "altr,pio-16.0", "altr,pio-1.0"; 
 reg = <0x00000001 0x00030000 0x00000010>; 
 clocks = <&clk_0>; 
 altr,gpio-bank-width = <6>;  
 resetvalue = <0>; 
 #gpio-cells = <2>; 
 gpio-controller; 






blinker_0: blinker@0x100040000 { 
 compatible = "blinker,driver-1.0"; 
reg = <0x00000001 0x00040000 0x00000002>; 
 interrupt-parent = <&hps_0_arm_gic_0>; 
 interrupts = <0 41 4>; 
 clocks = <&clk_0>; 
}; //end blinker@0x100040000 (blinker_0) 
 
 
Now, this device tree source  (soc_system.dts) must be compiled  into a device tree blob  (soc_system.dtb). 
There  are  there  two  possible methods.  The  first  is  by  using  the  Device  Tree  Compiler  executing  this 
command in the “SoC EDS command shell”: 
 
$ dtc -I dts -O dtb -o soc_system.dtb soc_system.dts 
 
The second one  is by ordering Buildroot to compile the  .dts file and generate the  .dtb, together with the 
rest of the binaries. For this to be done it is only needed to fill the “Device Tree Source Filenames” 
field in the “Linux Kernel” section with this information: $<yourpathtofolder>/soc_system.dts, 














Before  generating  the  SDcard, we  think  this  the  right  time  to  show  some more  interesting  features  of 
Buildroot that might be helpful to customize your embedded Linux distribution. Sometimes, it is necessary 
to modify,  remove or add some  files  to  the  rootfs  that have been generated automatically by Buildroot. 
These tasks must be done before the  final  image  is created. Buildroot offers you the chance to carry out 
these  tasks  in  an  automatic way  too. We  are  speaking  about de  “custom  scripts  to  run  before  creating 
filesystem  images” and  the “custom scripts  to  run after creating  filesystem  images”  items  in  the “system 
configuration” section of the Buildroot configuration options. 
Why is this feature useful in our case? Well, on the one hand, the prompt used by the default configuration 
of Buildroot  is  slightly misleading, because  it  is not  shown where you are placed  inside  the  rootfs at all 









if [ "$PS1" ]; then 
 if [ "`id -u`" -eq 0 ]; then 
  export PS1='\u@\h:\w\$ ' 
 else 




export PAGER='/bin/more ' 
export EDITOR='/bin/vi' 
 
# Source configuration files from /etc/profile.d 
for i in /etc/profile.d/*.sh ; do 
 if [ -r "$i" ]; then 
  . $i 
fi 
 unset i 
done 
 
On  the other hand,  the Buildroot default configuration  for  the  ssh package  is “remote  root accesses not 
allowed”. This  is  safer  than other configurations, but awkward  in our case because our only user  is  root 
(unless you have added one using the user tables) and  it  is easier to debug with eclipse using root as the 
default user. To allow remote root accesses involve some changes in sshd configuration files. Below these 

























Besides, you may want your executable applications  to be placed  in your “/home/”  folder when creating 
the new  image. All of  these  things can be accomplished by  the  same procedure,  the use of a post build 
script that is  launched by Buildroot after building the packages and before constructing the rootfs. Having 
into account that the files that finally will form the rootfs are  located  in the “/output/target/” folder, this 
script should copy  files above  in  the proper directories and  then allow Buildroot  to construct  the  rootfs. 
Let’s illustrate this with an example. 
 




# post-build.sh for DE1-SOC 
# 2016, "Antonio Carpeño" <antonio.cruiz@upm.es> 
# 2016, "Mariano Ruiz" <mariano.ruiz@upm.es> 
 






























# post-image.sh for DE1-SOC 
# 2016, "Antonio Carpeño" <antonio.cruiz@upm.es> 
# 2016, "Mariano Ruiz" <mariano.ruiz@upm.es> 
 
# copy "spl-bsp, dtb and bitfile to image directory 
cp $BASE_DIR/../board/altera/de1-soc/spl_bsp/* $BASE_DIR/images/ 
cp $BASE_DIR/../board/altera/de1-soc/SD_Image/* $BASE_DIR/images/ 
 
# extract rootfs and set root as owner 
 
cd $BASE_DIR/images/ 
sudo rm -Rf rootfs 
mkdir rootfs 
sudo tar -xf rootfs.tar -C rootfs 
 
sudo /usr/bin/python make_sdimage.py \ 
-f \ 
-P preloader-mkpimage.bin,u-boot.img,num=3,format=raw,size=10M,type=A2 \ 
-P rootfs/*,num=2,format=ext3,size=1200M \ 
-P zImage,u-boot.scr,soc_system.rbf,soc_system.dtb,num=1,format=vfat,size=300M \ 






      /spl_bsp/ preloader-mkpimage.bin 
          soc_system.dts 
          soc_system.rbf 
 
      /SD-Image/ make_sdimage.py 
          u.boot.scr 
 
      /system_config_files/ profile 
          sshd_config 
 









7. Go  to “system configuration”  section and  fill  the  item “custom scripts to run after 
creating filesystem images”  with  the  text  “$(TOPDIR)/board/altera/de1‐soc/my‐
de1soc‐post‐image.sh” 
8. Enter “make”. The new rootfs will be generated and left in the “output/image/“  folder as usual. 











The  final step  is to control the blinker  from software, that  is, we will have to read  from and write to  the 
addresses of the blinker registers. The proper way to do this  is by writing a device driver that sets up an 
interface  between  our  user  space  code  and  the  hardware.  This  allows  us  to  avoid  having  to  mmap 
“/dev/mem”, which is not quite safe. As you will see, our driver will export a bunch of files in sysfs (the /sys 
filesystem) which we can, for example, write a number to and have that number set as the configuration or 
the  speed value  in our hardware. But we are doing  this a  little  further. To carry on  this  first  test of our 






we  have  to  solve  is  how  to  bring  the  hardware  architecture  details  into  our  software  development 
environment. As you know, this peripheral is connected to the lightweight HPS‐to‐FPGA bridge. As has been 
said  the  lightweight  bridge’s  region  of memory  begins  at  physical  address  0xff200000,  so  to  find  the 
address of  a  blinker  register,  simply  add  the peripheral’s base offset  as  shown by Qsys, plus  the offset 
address of  the particular  register you want  to access. For example,  the  config  register was assigned  the 




header  files available  in Altera’s SoC EDS tool. One part of  these tools  is oriented to  the development of 
bare‐metal  applications.  There  are  some  header  files  that  ease  the  access  to  the  common  resources 
belonging to the HPS. The lightweight HPS‐to‐FPGA bridge is one of these resources. In Fig. 105 there is the 
fragment  of  code  of  the  file  “hps.h”.  There  you  can  see  some  definitions  and macros  related with  the 




[/dev/mem]:  The  /dev/mem  is  a  character  device  file  that  is  an  image  of  the main 
memory  of  the  processor.  It  provides  access  to  the  physical memory  in  your  Linux 
system. Opening this file and reading and writing can provide access to all the physical 








parameter,  the mapping  is  implemented  in  this  file. When you pass  to mmap  the  fd 
obtained  when  opening  /dev/mem  device  you  obtain  a  virtual  address  in  addr 
parameter. The offset parameter is used to know the starting point of the memory area 
















Qsys  system  generation  and  Quartus  compilation.  The  “sopcinfo”  file was  created  by  Qsys  during  the 
system generation and can be used to create the system header files and the device trees for the software 






using  the  “sopc‐create‐header‐files”  utility,  it  is  possible  to  generate  the  header  files  from  your  SOPC 
Builder  system description. To  create  the header  files  in  cpp  format  (with  a  .h  suffix) use  the  following 
command‐line from a “SoC EDS command shell”. 
 
$ sopc-create-header-files \ 
"<pathtoyourproject>\soc_system.sopcinfo" \ 
--single hps_0.h \ 
--module hps_0 
 







 * Component Instance : lwfpgaslaves 
 *  
 * Instance lwfpgaslaves of component ALT_LWFPGASLVS. 
 *  
 *  
 */ 
/* The base address byte offset for the start of the ALT_LWFPGASLVS component. */ 
#define ALT_LWFPGASLVS_OFST        0xff200000 
/* The start address of the ALT_LWFPGASLVS component. */ 
#define ALT_LWFPGASLVS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + 
ALT_LWFPGASLVS_OFST)) 
/* The lower bound address range of the ALT_LWFPGASLVS component. */ 
#define ALT_LWFPGASLVS_LB_ADDR     ALT_LWFPGASLVS_ADDR 
/* The upper bound address range of the ALT_LWFPGASLVS component. */ 
#define ALT_LWFPGASLVS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_LWFPGASLVS_ADDR) + 









Fig. 106: Header file generated with sopc-create-header-files 
 
With the previous  information, we are ready to present an example of how to use the blinker peripheral. 
The example does not  cover  the whole  set of  feasible operations  supported by  its  internal  registers,  in 
other words, not  all  the  commands have been  implemented. The  implementation of  the parsing of  the 
command  line  is based on  the  function getopt_long  responsible  for parsing  the  string  introduced by  the 
user. The example uses a header  file  ‐blinker_devmem_test.h‐ where  the relative  internal address of the 
blinker registers have been defined, together with the “usage” and “help” string that shows the list of valid 







 * This file was automatically generated by the swinfo2header utility. 
 *  
 * Created from SOPC Builder system 'soc_system' in 




 * This file contains macros for module 'hps_0' and devices 
 * connected to the following master: 
 *   h2f_lw_axi_master 
 *  
 * Do not include this header file and another header file created for a 
 * different module or master group at the same time. 
 * Doing so may result in duplicate macro names. 





 * Macros for device 'displays_ctrl', class 'altera_avalon_pio' 
 * The macros are prefixed with 'DISPLAYS_CTRL_'. 
 * The prefix is the slave descriptor. 
 */ 
#define DISPLAYS_CTRL_COMPONENT_TYPE altera_avalon_pio 
#define DISPLAYS_CTRL_COMPONENT_NAME displays_ctrl 
#define DISPLAYS_CTRL_BASE 0x30000 
#define DISPLAYS_CTRL_SPAN 16 
#define DISPLAYS_CTRL_END 0x3000f 
#define DISPLAYS_CTRL_BIT_CLEARING_EDGE_REGISTER 0 
#define DISPLAYS_CTRL_BIT_MODIFYING_OUTPUT_REGISTER 0 
#define DISPLAYS_CTRL_CAPTURE 0 
#define DISPLAYS_CTRL_DATA_WIDTH 6 
#define DISPLAYS_CTRL_DO_TEST_BENCH_WIRING 0 
#define DISPLAYS_CTRL_DRIVEN_SIM_VALUE 0 
#define DISPLAYS_CTRL_EDGE_TYPE NONE 
#define DISPLAYS_CTRL_FREQ 50000000 
#define DISPLAYS_CTRL_HAS_IN 0 
#define DISPLAYS_CTRL_HAS_OUT 1 
#define DISPLAYS_CTRL_HAS_TRI 0 
#define DISPLAYS_CTRL_IRQ_TYPE NONE 
#define DISPLAYS_CTRL_RESET_VALUE 0 
 
/* 
 * Macros for device 'blinker_0', class 'blinker' 
 * The macros are prefixed with 'BLINKER_0_'. 
 * The prefix is the slave descriptor. 
 */ 
#define BLINKER_0_COMPONENT_TYPE blinker 
#define BLINKER_0_COMPONENT_NAME blinker_0 
#define BLINKER_0_BASE 0x40000 
#define BLINKER_0_SPAN 2 
#define BLINKER_0_END 0x40001 
 
 

















// expected values for the blinker hardware features 
#define BLINKER_SYSFS_ENTRY "/sys/bus/platform/devices/ff240000.blinker" 
#define BLINKER_PROCFS_ENTRY "/proc/device-tree/sopc@0/bridge@0xff200000/blinker@0x100040000" 
 
// Offset address of the blinker registers 
#define BLINKER_REG_SPEED_OFFSET 0x0 
#define BLINKER_REG_CONFIG_OFFSET 0x1 
#define BLINKER_REG_LEDS_OFFSET 0x0 




// usage string 
// 
#define USAGE_STR "\ 
\n\ 
Usage: blinker_devmem [ONE-OPTION-ONLY]\n\ 
  -d, --write_speed speed_value\n\ 
  -c, --write_config config_value\n\ 
  -s, --read_state\n\ 
  -l, --read_leds\n\ 





// help string 
// 
#define HELP_STR "\ 
\n\ 
Only one of the following options may be passed in per invocation:\n\ 
\n\ 
  -d, --write_speed speed_value\n\ 
Set the speed of blink\n\ 
15: max speed\n\ 
1:  min speed\n\ 
\n\ 
  -c, --write_config config_value\n\ 
Set the operation mode. Bit pattern: 000000ms.\n\ 
m: 0 (sweep) 1 (blink)\n\ 
s: 0 (stopped) 1 (running)\n\ 
\n\ 
  -s, --read_state\n\ 
Read the current configuration and speed.\n\ 
\n\ 
  -l, --read_leds\n\ 
Read the current leds position.\n\ 
\n\ 
  -h, --help\n\ 
























// command line parameters identification 
void *command_write_config = NULL; 
void *command_read_state = NULL; 
void *command_help  = NULL; 
 
// parameter value when applicable 
unsigned char param_value; 
 
// function prototypes 
void validate_soc_system(void); 
void parse_cmdline(int argc, char **argv); 
void do_write_config(void *blinker_driver_map); 
void do_read_state(void *blinker_driver_map); 
void do_help(void); 
 
int main(int argc, char **argv) { 
 
 int devmem_filedesc; 
 void *blinker_map; 
 int result; 
 
 // Validate the features of the actual hardware 
 validate_soc_system(); 
 
 // parse the command line arguments 
 parse_cmdline(argc, argv); 
 
 // open the /dev/mem device 
 devmem_filedesc = open("/dev/mem", O_RDWR | O_SYNC); 
 if(devmem_filedesc < 0) { 
  printf("devmem open"); 
  exit(EXIT_FAILURE); 
 } 
 
 // map the base of the blinker hardware 
 blinker_map = mmap(NULL, sysconf(_SC_PAGE_SIZE), PROT_READ|PROT_WRITE, MAP_SHARED, 
     devmem_filedesc, ALT_LWFPGASLVS_OFST + BLINKER_0_BASE); 
 if(blinker_map == MAP_FAILED) { 
  printf("devmem mmap"); 
  close(devmem_filedesc); 
  exit(EXIT_FAILURE); 
 } 
 
 // perform the operation selected by the command line arguments 
 if(command_write_config != NULL) do_write_config(blinker_map); 
 if(command_read_state  != NULL) do_read_state(blinker_map); 
 if(command_help  != NULL) do_help(); 
 
 // unmap the blinker and close the /dev/mem file descriptor 
 result = munmap(blinker_map, sysconf(_SC_PAGE_SIZE)); 
 if(result < 0) { 
  printf("devmem munmap"); 
  close(devmem_filedesc); 

















 * validate_soc_system() 
 * This function validate the features of the system hardware that we expect 
 * to found. If something is wrong it is a clue that blinker may not be in the 
 * system we are running, so we'd better don't touch anything. 
 ********************************************************************/ 
void validate_soc_system(void) { 
 const char *dirname; 
 DIR *ds; 
 
 // verify that the blinker device entry exists in the sysfs 
 dirname = BLINKER_SYSFS_ENTRY; 
 ds = opendir(dirname); 
 if(ds == NULL) { 
  printf("ERROR: blinker may not be present in the system hardware"); 
  exit(EXIT_FAILURE); 
 } 
 if(closedir(ds)) { 
  printf("ERROR: blinker may not be present in the system hardware"); 
  exit(EXIT_FAILURE); 
 } 
 
 // verify that the blinker device entry exists in the procfs 
 dirname = BLINKER_PROCFS_ENTRY; 
 ds = opendir(dirname); 
 if(ds == NULL) { 
  printf("ERROR: blinker may not be present in the system hardware"); 
  exit(EXIT_FAILURE); 
 } 
 if(closedir(ds)) { 
  printf("ERROR: blinker may not be present in the system hardware"); 
  exit(EXIT_FAILURE); 
 } 
 
 // verify that the blinker base address is page aligned 
 if((ALT_LWFPGASLVS_OFST + BLINKER_0_BASE) & (sysconf(_SC_PAGE_SIZE) - 1)) { 
  printf("ERROR: blinker base 0x%08X is not page aligned",  
ALT_LWFPGASLVS_OFST + BLINKER_0_BASE); 





 * commands functions implementation 
 ********************************************************************/ 
 
void do_write_config(void *blinker_driver_map){ 
 volatile unsigned char *blinker_config_reg =  
blinker_driver_map + BLINKER_REG_CONFIG_OFFSET; 
 
 *blinker_config_reg = param_value; 
} 
 
void do_read_state(void *blinker_driver_map){ 
 volatile unsigned char *blinker_state_reg =  
blinker_driver_map + BLINKER_REG_STATE_OFFSET; 
 
 unsigned char dato = *blinker_state_reg; 
 printf("configuration = %u\n", dato & 0x0F); 
 printf("speed = %u\n", (dato & 0xF0)>>4); 
} 
 










Fig. 108: User space application C source code accessing blinker peripheral 
 
/******************************************************************** 
 * parse_cmdline() 
 * This function reads the command line arguments, check they are correct 
 * informs about any wrong use and marks the selected command 
 ********************************************************************/ 
 
void parse_cmdline(int argc, char **argv) { 
 int command; 
 int opt_index = 0; 
 int action_count = 0; 
 
 static struct option long_options[] = { 
  {"write_config", required_argument, NULL, 'c'}, 
  {"read_state",   no_argument,  NULL, 's'}, 
  {"help",    no_argument,  NULL, 'h'}, 
  {NULL, 0, NULL, 0} 
 }; 
 
 // parse the command line arguments 
 while(1) { 
  command = getopt_long( argc, argv, "c:sh", long_options, &opt_index); 
 
  if(command == -1) 
   break; 
  switch(command) { 
  case 0: 
   puts(USAGE_STR); 
   error(1, 0, "ERROR: wrong command line options."); 
   break; 
  case 'c': 
   command_write_config = &command_write_config; 
   param_value = atoi(optarg); 
   break; 
  case 's': 
   command_read_state = &command_read_state; 
   break; 
  case 'h': 
   command_help = &command_help; 
   break; 
  default: 
   puts(USAGE_STR); 
   error(1, 0, "ERROR: wrong command line options."); 
   break; 
  } 
 } 
 
 // There was any extra characters on the command line. The program exit here 
 if(optind < argc) { 
  printf("extra characters on command line: "); 
  while(optind < argc) printf("%s\n", argv[optind++]); 
  puts(USAGE_STR); 
  error(1, 0, "ERROR: wrong command line options"); 
 } 
 
 // verify that the user only request one action to perform 
 if(command_write_config != NULL) action_count++; 
 if(command_read_state  != NULL) action_count++; 
 if(command_help  != NULL) action_count++; 
 
 if(action_count == 0) { 
  puts(USAGE_STR); 
  error(1, 0, "ERROR: no options parsed"); 
 } 
 
 if(action_count > 1) { 
  puts(USAGE_STR); 












run  time device  tree models  to validate  the  system  that we are  running,  in other words,  try  to  find  the 
entries in the sysfs and in the procfs which would be a hint of the existence of the peripheral blinker in the 
hardware system. If these entries are not found the most sensible thing to do is to exit the application, on 
the  contrary, we may be  touching  the hardware  in an uncontrolled manner. This  function also  tests  the 
alignment of the blinker’s base address to a page size (4096 bytes on Linux).When there is no doubt about 












The next  thing  to be done by  the application code  is  to  launch  the  function  that  implements  the parsed 
command. As you see the readings and writings are carried out by means of pointers. These pointers are 
generated  from  the  pointer  returned  by  the  mmap()  function,  pointing  to  the  base  address  of  our 
peripheral, plus the offset of the register involved in the operation. Notice that these pointers are declared 
with the volatile keyword. This tells the compiler that the value stored at this memory address can change 









your  project  files  and  copy  ll  the  files  you  need:  hps.h,  hps_0.h,  blinker_devmem_test.h  and 
blinker_devmem_test.c.  Complete  the  code  so  that  the whole  set  of  commands  have  their  associated 












Fig. 109: Makefile for the blinker user space application 
 


















Fig. 110: Copying the file using the scp command. 
C_SRC := blinker_devmem_test.c 
CFLAGS := -g -O0 -Werror -Wall -I${SOCEDS_DEST_ROOT}/ip/altera/hps/altera_hps/hwlib/include  
-I${SOCEDS_DEST_ROOT}/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -D soc_cv_av  
 
# using Buildroot toolchain 
CROSS_COMPILE := arm-buildroot-linux-gnueabihf- 
 
CC := $(CROSS_COMPILE)gcc 
NM := $(CROSS_COMPILE)nm 
 
ifeq ($(or $(COMSPEC),$(ComSpec)),) 
RM := rm -rf 
else 
RM := cs-rm -rf 
endif 
 
ELF ?= $(basename $(firstword $(C_SRC))) 







 $(RM) $(ELF) $(OBJ) *.objdump *.map 
 
$(OBJ): %.o: %.c 
 $(CC) $(CFLAGS) -c $< -o $@ 
 
$(ELF): $(OBJ) 
 $(CC) $(CFLAGS) $(OBJ) -o $@ $(LDFLAGS) 
















Fig. 111: Creating a new project using an existing Makefile 
 








Fig. 112: Selecting the cross-compiling. 
 
Write  “blinker_devmem_test”  in  the  “Project name”  field  and  navigate  to  the  folder’s  path with  the 



























 Mapping /dev/mem will not allow you  to register an  interrupt handler or  interact with hardware 
interrupts in any way. 
 





of the source code that corresponds to features enabled  in the configuration files. This file  is  loaded  into 
memory by the bootloader at boot time. Therefore, all included features are available as soon as the kernel 
starts, at a  time where no  filesystem exists. This can be  right  for  some  resources of  the OS  (scheduling, 
memory management, task management, some hardware controllers, network, hard drive, USB driver, etc. 
However, some other features  like device drivers, filesystems, etc., can be compiled as  loadable modules.  
These are plugins  that  can be  loaded/unloaded dynamically  to add/remove  features  to  the kernel. Each 















On embedded  systems, devices  that  form part directly of  the  system‐on‐chip are not usually  connected 
through a bus that allows hotplugging, and an automatic provision of unique identifiers. However, we want 
these devices to be part of the device model. Such devices must be statically described in either the kernel 




































/* Common useful macros */ 
#define SYSTEM_BUS_WIDTH  (8) 
 
#define __IO_CALC_ADDRESS_NATIVE(BASE, REGNUM)\ 
((void *)(((unsigned char*)BASE) + ((REGNUM) * (SYSTEM_BUS_WIDTH/8)))) 
 
#define IORD(BASE, REGNUM) \ 
*(unsigned long*)(__IO_CALC_ADDRESS_NATIVE ((BASE), (REGNUM))) 
 
#define IOWR(BASE, REGNUM, DATA) \ 
*(unsigned long*)(__IO_CALC_ADDRESS_NATIVE ((BASE), (REGNUM))) = (DATA) 
 
 
/* BLINKER peripheral parameters */ 
#define BLINKER_BASE 0xff240000 
#define BLINKER_SIZE  PAGE_SIZE 
 
 
/* SPEED register */ 
#define BLINKER_SPEED_REG   0 
 
#define IOADDR_BLINKER_SPEED(base) \ 
 __IO_CALC_ADDRESS_NATIVE(base, BLINKER_SPEED_REG) 
 
#define IOWR_BLINKER_SPEED(base, data) IOWR(base, BLINKER_SPEED_REG, data) 
 
#define BLINKER_SPEED_MSK            (0x0F) 
 
 
/* CONFIG register */ 




#define IOWR_BLINKER_CONFIG(base, data)  IOWR(base, BLINKER_CONFIG_REG, data) 
#define BLINKER_CONFIG_MSK           (0x07) 
#define BLINKER_START_MSK            (0x01) 
#define BLINKER_STOP_MSK             (0xFE) 
#define BLINKER_BLINK_MSK            (0x02) 
#define BLINKER_SHIFT_MSK            (0xFD) 
#define BLINKER_IENA_MSK             (0x04) 
#define BLINKER_IDIS_MSK             (0xFB) 
 
 
/* LEDS register */ 
#define BLINKER_LEDS_REG 0 
 
#define IOADDR_BLINKER_LEDS(base) \ 
__IO_CALC_ADDRESS_NATIVE(base, BLINKER_LEDS_REG) 
 
#define IORD_BLINKER_LEDS(base)  IORD(base, BLINKER_LEDS_REG) 
#define BLINKER_LEDS_MSK   (0x0F) 
 
 
/* STATE register */ 




#define IORD_BLINKER_STATE(base)  IORD(base, BLINKER_STATE_REG) 
























/* ioctl values */ 
#define OUR_IOC_TYPE  (0xEE) 
#define IOC_SET_SPEED  _IOW(OUR_IOC_TYPE, 0, u8) 
#define IOC_SET_RUNNING  _IO(OUR_IOC_TYPE, 1) 
#define IOC_CLEAR_RUNNING  _IO(OUR_IOC_TYPE, 2) 
#define IOC_ENA_INT   _IO(OUR_IOC_TYPE, 6) 
#define IOC_DIS_INT   _IO(OUR_IOC_TYPE, 7) 
#define IOC_SET_MODE  _IOW(OUR_IOC_TYPE, 3, u8) 
#define IOC_GET_LEDS  _IOR(OUR_IOC_TYPE, 4, u8) 




 * ioctl values 
 * 
#define IOC_SET_SPEED  (0x4001EE00) 
#define IOC_SET_MODE  (0x4001EE03) 
#define IOC_SET_RUNNING  (0x0000EE01) 
#define IOC_CLEAR_RUNNING  (0x0000EE02) 
#define IOC_ENA_INT   (0x0000EE06) 
#define IOC_DIS_INT   (0x0000EE07) 
#define IOC_GET_LEDS       (0x8001EE04) 




/*To decode a hex IOCTL code: 
 
Most architectures use this generic format, but check 
include/ARCH/ioctl.h for specifics, e.g. powerpc 
uses 3 bits to encode read/write and 13 bits for size. 
 
 bits    meaning 
 31-30 00 - no parameters: uses _IO macro 
 10 - read: _IOR 
 01 - write: _IOW 
 11 - read/write: _IOWR 
 
 29-16 size of arguments 
 
 15-8 ascii character supposedly unique to each driver 
 
 7-0 function # 
 
 
So for example 0x82187201 is a read with arg length of 0x218, 






















/* global variables */ 
static struct platform_driver blinker_platform_driver; 
static void *blinker_map_mem; 
static int g_blinker_driver_base_addr; 
static int g_blinker_driver_size; 








ssize_t leds_show(struct device_driver *drv, char *buf) 
{ 
 u8 data; 
 
 data = ioread8(IOADDR_BLINKER_LEDS(blinker_map_mem)); 
 
 pr_info("Leds position: %d\n", data); 
  




ssize_t config_store(struct device_driver *drv, const char *buf, size_t count) 
{ 
 u8 data; 
 
 if (buf == NULL) { 
  pr_err("Error, string must not be NULL\n"); 
  return -EINVAL; 
 } 
 
 if (kstrtou8(buf, 10, &data) < 0) { 
  pr_err("Could not convert string to integer\n"); 
  return -EINVAL; 
 } 
 
 if (data > 3 && data < 1) { 
  pr_err("Invalid configuration data %d\n", data); 
  return -EINVAL; 
 } 
 
 iowrite8(data, IOADDR_BLINKER_CONFIG(blinker_map_mem)); 
 
 pr_info("New configuration value: %d\n", data); 
 




static DRIVER_ATTR(config, S_IWUGO, NULL, config_store); 














 * Array of of_device_id’s specifying “.compatible” string for binding this driver to 
 * any compatible device in the device tree when this module is inserted. 
 * This driver "probe" method will be automatically triggered. 
 */ 
 
static struct of_device_id blinker_driver_dt_ids[] = { 
 { 
  .compatible = "blinker,driver-1.0"}, 







static int blinker_probe(struct platform_device *pdev) 
{ 
 int ret = -EINVAL; 
 struct resource *res; 
 struct resource *blinker_driver_mem_region; 
 struct clk *clk; 
 unsigned long clk_rate; 
 
 /* get the memory region allocated by blinker device */ 
 res = platform_get_resource(pdev, IORESOURCE_MEM, 0); 
 
 if (res == NULL) { 
  pr_err("IORESOURCE_MEM, 0 does not exist\n"); 
  goto bad_exit_return; 
 } 
 
 g_blinker_driver_base_addr = res->start; 
 g_blinker_driver_size = resource_size(res); 
 
 
 /* get clock resource */ 
 clk = clk_get(&pdev->dev, NULL); 
 if (IS_ERR(clk)) { 
  pr_err("clk not available\n"); 
  goto bad_exit_return; 
 } else { 
  clk_rate = clk_get_rate(clk); 
 } 
 
 g_blinker_driver_clk_rate = clk_rate; 
 
 /* Create sysfiles entries */ 
 ret = driver_create_file(&blinker_platform_driver.driver, &driver_attr_leds); 
 if (ret < 0) { 
  pr_err("failed to create leds sysf entry."); 





 /* WRITE HERE THE CODE TO CREATE THE REST OF THE SYSFILES ENTRIES       */ 














  * reserve a memory region and remap it into an IO pointer  
 * for the blinker driver 
  */ 
 




 if (blinker_driver_mem_region == NULL) { 
  pr_err("request_mem_region failed."); 
  goto bad_exit_request_mem; 
  ret = -EBUSY; 
 } 
 
 blinker_map_mem = ioremap(g_blinker_driver_base_addr, g_blinker_driver_size); 
 
 
 if (blinker_map_mem == NULL) { 
  pr_err("ioremap failed."); 
  goto bad_exit_ioremap; 
  ret = -EFAULT; 
 } 
 
 /* All the operations were successfully develop */ 
 pr_info("blinker device successfully connected\n"); 
 return 0; 
 
 
 /* Some kind of error occurred during the process of the module insertion */ 
 
bad_exit_ioremap: 
 release_mem_region(g_blinker_driver_base_addr, g_blinker_driver_size); 
 
bad_exit_request_mem: 
 driver_remove_file(&blinker_platform_driver.driver, &driver_attr_state); 
 
bad_exit_create_state_file: 
 driver_remove_file(&blinker_platform_driver.driver, &driver_attr_config); 
 
bad_exit_create_config_file: 
 driver_remove_file(&blinker_platform_driver.driver, &driver_attr_leds); 
 
bad_exit_create_leds_file: 




 pr_err("blinker device connect FAILED"); 










static int blinker_remove(struct platform_device *pdev) 
{ 
 /* Sysfiles entries removal */ 
 driver_remove_file(&blinker_platform_driver.driver, &driver_attr_speed); 
 driver_remove_file(&blinker_platform_driver.driver, &driver_attr_leds); 
 driver_remove_file(&blinker_platform_driver.driver, &driver_attr_config); 
 driver_remove_file(&blinker_platform_driver.driver, &driver_attr_state); 
 
 /* Deallocate resources */ 
 release_mem_region(g_blinker_driver_base_addr, g_blinker_driver_size); 
 iounmap(blinker_map_mem); 
 
 /* Removal operations successfully done */ 
 pr_info("blinker device successfully removed\n"); 
 
 return 0; 
} 
 
static struct platform_driver blinker_platform_driver = { 
 .probe = blinker_probe, 
 .remove = blinker_remove, 
 .driver = { 
     .name = "blinker", 
     .owner = THIS_MODULE, 
     .of_match_table = blinker_driver_dt_ids, 
     }, 
/* .shutdown = unused, 
    .suspend = unused, 
    .resume = unused, 
    .id_table = unused, 
  */ 
}; 
 
static int __init blinker_init(void) 
{ 
 int ret; 
 g_blinker_driver_base_addr = BLINKER_BASE; 
 g_blinker_driver_size = BLINKER_SIZE; 
 
 ret = platform_driver_register(&blinker_platform_driver); 
 if (ret != 0) { 
  pr_err("platform_driver_register returned %d\n", ret); 
  goto bad_exit_driver_register; 
 } 
 
 pr_info("blinker module successfully inserted\n"); 
 return 0; 
 
bad_exit_driver_register: 
 pr_err("blinker module insert FAILED"); 
 return ret; 
} 
 










MODULE_AUTHOR("Antonio Carpeño <antonio.cruiz@upm.es>"); 
MODULE_AUTHOR("Mariano Ruiz <mariano.ruiz@upm.es>"); 







As  platform  devices  cannot  be  detected  dynamically,  they  are  defined  statically  by  using  a  device  tree 
source (.dts). It is a tree of nodes that models the hierarchy of devices in the system on chip. Each node can 







blinker_0: blinker@0x100040000 { 
    compatible = "blinker,driver-1.0"; 
    reg = <0x00000001 0x00040000 0x00000002>; 
    interrupt-parent = <&hps_0_arm_gic_0>; 
    interrupts = <0 41 4>; 
    clocks = <&clk_0>; 













static struct of_device_id blinker_driver_dt_ids[] = { 
 { 
  .compatible = "blinker,driver-1.0"}, 













static struct platform_driver blinker_platform_driver = { 
 .probe = blinker_probe, 
 .remove = blinker_remove, 
 .driver = { 
     .name = "blinker", 
     .owner = THIS_MODULE, 
     .of_match_table = blinker_driver_dt_ids, 









The  initialization function “blinker_init”  is called when the module  is  loaded, and returns an error code: 0 
on success, or a negative value on failure. Declared by the module_init() macro, the name of the function 
doesn't matter, even though <modulename>_init()  is a convention. The cleanup function “blinker_exit”  is 
called when  the module  is  unloaded,  and  is  declared  by  the module_exit() macro.  These  functions  are 
responsible for registering and unregistering the device to the platform driver infrastructure. 
 
static int __init blinker_init(void) 
{ 
   --------- 
   --------- 
} 
 
static void __exit blinker_exit(void) 
{ 
   --------- 











MODULE_AUTHOR("Antonio Carpeño <antonio.cruiz@upm.es>"); 
MODULE_AUTHOR("Mariano Ruiz <mariano.ruiz@upm.es>"); 





method  receives  as  argument  a  structure describing  the device, usually  specialized by  the platform bus 
infrastructure. This function  is responsible for  initializing the device, mapping I/O memory, registering the 
interrupt handlers. The bus  infrastructure provides methods to get the addresses,  interrupt numbers and 
other device‐specific  information. The available  resources  list will be built up by  the kernel at boot  time 
from the device tree so that you do not need to make any unnecessary  lookups to the Device Tree when 




static int blinker_probe(struct platform_device *pdev) 
{ 
   --------- 




static int blinker_remove(struct platform_device *pdev) 
{ 
   --------- 
   --------- 
} 
 

















ssize_t leds_show(struct device_driver *drv, char *buf) 
{ 
   --------- 
   --------- 
} 
 
ssize_t config_store(struct device_driver *drv, const char *buf, size_t count) 
{ 
   --------- 
   --------- 
} 
 
static DRIVER_ATTR(config, S_IWUGO, NULL, config_store); 



































$ make modules_install 
 
 
The  .ko  file will be copied  to  the  target  folder “/lib/modules/3.10.31‐ltsi/kernel/drivers/extra”,  inside  the 
directory specified by this variable: 
 
DESTDIR = /home/dte/Documents/buildroot-2016.08/output/target 
 









































DESTDIR = /home/dte/Documents/buildroot-2016.08/output/target 
LINUX_VARIABLES = PATH=$(PATH) 
LINUX_VARIABLES += ARCH=$(ARCH) 
ifneq ("$(KBUILD_BUILD_VERSION)","") 
 LINUX_VARIABLES += KBUILD_BUILD_VERSION="$(KBUILD_BUILD_VERSION)"  
endif 
LINUX_VARIABLES += CROSS_COMPILE=$(CROSS_COMPILE) 
ifneq ("$(DEVICETREE_SRC)","") 
 LINUX_VARIABLES += CONFIG_DTB_SOURCE=$(DEVICETREE_SRC) 
endif 




    $(error OUT_DIR is undefined, bad environment, you point OUT_DIR to the linux/ 
kernel build output directory) 
endif 
 
KDIR ?= $(OUT_DIR) 
 
default: 
 $(MAKE) -C $(KDIR) $(LINUX_VARIABLES) M=$(CURDIR) 
 
all: 
 $(MAKE) -C $(KDIR) $(LINUX_VARIABLES) M=$(CURDIR) 
 
clean: 
 $(MAKE) -C $(KDIR) $(LINUX_VARIABLES) M=$(CURDIR) clean 
 
help: 
 $(MAKE) -C $(KDIR) $(LINUX_VARIABLES) M=$(CURDIR) help 
 
modules: 
 $(MAKE) -C $(KDIR) $(LINUX_VARIABLES) M=$(CURDIR) modules 
 
modules_install: 
 $(MAKE) -C $(KDIR) $(LINUX_VARIABLES) M=$(CURDIR) INSTALL_MOD_PATH=$(DESTDIR)/ 
 modules_install 
 














$ cd /lib/modules/3.10.31-ltsi/kernel/drivers/platform/ 
$ ls 
blinker_pd_module.ko 
$ modprobe blinker_pd_module 
blinker device successfully connected 






$ cd /sys/bus/platform/drivers/blinker 












$ echo 15 > speed 
$ echo 1 > speed 
$ echo 3 > config 
$ echo 2 > config 
$ cat leds 












Once  finished  the  test you can unload  the driver by  two possible ways:    rmmod <module_name> which 




$ rmmod blinker_pd_module.ko 
blinker device successfully removed 
















After completion of exercise 5 we are  sure of  the correct operation of our blinker driver.  It will be very 











 tristate "blinker platform module" 
 default n 
 help 
   Select this configuration to enable the blinker_platform module 
   Don't select as built-in together with blinker_uio or blinker_misc.  






















Fig. 115: Selecting a custom device driver. 
 
 











$ make linux-rebuild 
 
After the execution Buildroot will have generated the new kernel binaries “zImage”, the new .dtb file with 
the  device  tree  blob,  and  the  blinker  driver  module,  in  the  /lib/modules/3.10.31‐
ltsi/kernel/drivers/platform/ directory as a .ko file in the /output/target directory in the Buildroot tree. 
 


















calls,  as  shown  in  the  excerpts  of  code  shown  below.  They  present  an  example  of  code writing  in  the 
“config”  register  and  reading  an  example  from  the  “leds”  register.  These  interactions  launch  the 
“leds_show” and “config_store” methods of the blinker driver, in the same way that the “echo” and “cat” 







 // SYSFILES Entries for the blinker platform driver control 
#define SYSFS_SPEED_FILE "/sys/bus/platform/drivers/blinker/speed" 
#define SYSFS_CONFIG_FILE "/sys/bus/platform/drivers/blinker/config" 
#define SYSFS_LEDS_FILE "/sys/bus/platform/drivers/blinker/leds" 









 int f; 
 int count=0; 
 
 f = open(SYSFS_CONFIG_FILE, O_WRONLY); 
 if (f == -1) { 
  perror("Error opening config SYSF.  
Verify that blinker driver is correctly inserted"); 
  return -1; 
 } 
 
 count = write(f, param_value, strlen(param_value)); 
 if (count == -1) { 
  perror("Error writing in config SYSF. 
Verify that blinker is installed"); 
  return -1; 
 } 
 close(f); 
 if (f == -1) { 
  perror("Error closing config SYSF. 
Verify that blinker driver correctly inserted"); 
  return -1; 
 } 





 int f; 
 int count=0; 
 char buffer[16]; 
 size_t offset = 0; 
 size_t bytes_read; 
 
 f = open(SYSFS_LEDS_FILE, O_RDONLY); 
 if (f == -1) { 
  perror("Error opening leds SYSF. 
Verify that blinker driver is correctly inserted"); 
  return -1; 
 } 
 
 /* Read from the file until reading less than we asked for. 
       This indicates that we've reached the end of the file.  */ 
 do { 
  /* Read the next line's size of bytes.  */ 
  bytes_read = read (f, buffer, sizeof (buffer)); 
 
  for (count = 0; count < bytes_read; ++count) 
   /* Keep count of our position in the file.  */ 
   offset += bytes_read; 
  } while (bytes_read == sizeof (buffer)); 
 
 if (bytes_read == -1) { 
  perror("Error reading from leds SYSF. 
Verify that blinker is correctly installed"); 




 if (f == -1) { 
  perror("Error closing leds SYSF. 
Verify that blinker driver is inserted"); 
  return -1; 
 } 
 printf ("Leds position: %s", buffer); 

































However, many device drivers are not  implemented directly as  character drivers,  they are  implemented 
under a  framework,  specific  to a given device  type  (framebuffer, V4L,  serial, etc.). The  strategy of using 





The kernel offers a  large number of  frameworks  covering a wide  range of device  types:  input, network, 
video, audio, etc. However, some devices really do not fit in any of the existing frameworks. This is the case 
of highly customized devices  implemented  in an FPGA, or other weird devices  for which  implementing a 














































/* global variables */ 
static struct semaphore g_dev_probe_sem; 
static int g_platform_probe_flag; 
static void *blinker_map_mem; 
static int g_blinker_driver_base_addr; 
static int g_blinker_driver_size; 
static unsigned long g_blinker_driver_clk_rate; 
static int g_blinker_driver_irq; 
static uint32_t g_irq_count; 
static spinlock_t g_irq_lock; 
static wait_queue_head_t g_irq_wait_queue; 
static int interrupt_flag; 
static struct platform_driver blinker_platform_driver; 
 
/****************************************************************************** 
  MISC DEVICE DRIVER 
******************************************************************************/ 
struct blinker_dev { 
 struct semaphore sem; 
 unsigned long open_count; 
 unsigned long release_count; 
 unsigned long ioctl_count; 
 unsigned long read_count; 
 unsigned long write_count; 
}; 
static struct blinker_dev the_blinker_dev = { 
 .open_count = 0, 
 .release_count = 0, 
 .ioctl_count = 0, 
 .write_count = 0, 
 .read_count = 0, 
}; 
static int blinker_dev_open(struct inode *ip, struct file *fp) 
{ 
 struct blinker_dev *dev = &the_blinker_dev; 
 
 if (down_interruptible(&dev->sem)) { 
  pr_info("blinker_dev_open sem interrupted exit\n"); 
  return -ERESTARTSYS; 
 } 
 fp->private_data = dev; 
 dev->open_count++; 
 pr_info("open_count: 0x%08lX\n", dev->open_count); 
 up(&dev->sem); 
 return 0; 
} 
static int blinker_dev_release(struct inode *ip, struct file *fp) 
{ 
 struct blinker_dev *dev = fp->private_data; 
 
 if (down_interruptible(&dev->sem)) { 
  pr_info("blinker_dev_open sem interrupted exit\n"); 




 pr_info("release_count: 0x%08lX\n", dev->release_count); 










static long blinker_dev_ioctl(struct file *fp, unsigned int cmd, unsigned long arg) 
{ 
 struct blinker_dev *dev = fp->private_data; 
 u8 speed; 
 u8 current_config; 
 u8 mode; 
 u8 leds; 
 unsigned long flags; 
 
 if (down_interruptible(&dev->sem)) { 
  pr_info("blinker_dev_open sem interrupted exit\n"); 





 switch (cmd) { 
 case IOC_SET_SPEED: 
  if (get_user(speed, (uint32_t *)arg) < 0) { 
   up(&dev->sem); 
   pr_info("blinker_dev_ioctl get_user exit.\n"); 
   return -EFAULT; 
  } 
 
  if (speed < 1 || speed > 15) { 
   up(&dev->sem); 
   pr_err("Invalid speed value %d\n", speed); 
   return -EINVAL; 
  } 
 
  /* acquire the irq_lock */ 
  spin_lock_irqsave(&g_irq_lock, flags); 
  iowrite8(speed, IOADDR_BLINKER_SPEED(blinker_map_mem)); 
  /* release the irq_lock */ 
  spin_unlock_irqrestore(&g_irq_lock, flags); 
 
  break; 
 
 case IOC_SET_RUNNING: 
  /* acquire the irq_lock */ 
  spin_lock_irqsave(&g_irq_lock, flags); 
 
  current_config = ioread8(IOADDR_BLINKER_STATE(blinker_map_mem)); 
iowrite8((current_config & BLINKER_CONFIG_MSK) | BLINKER_START_MSK, 
IOADDR_BLINKER_CONFIG(blinker_map_mem)); 
 
  /* release the irq_lock */ 
  spin_unlock_irqrestore(&g_irq_lock, flags); 
  break; 
 
 case IOC_CLEAR_RUNNING: 
  /* acquire the irq_lock */ 
  spin_lock_irqsave(&g_irq_lock, flags); 
 
  current_config = ioread8(IOADDR_BLINKER_STATE(blinker_map_mem)); 
iowrite8((current_config & BLINKER_CONFIG_MSK) & BLINKER_STOP_MSK, 
IOADDR_BLINKER_CONFIG(blinker_map_mem)); 
 
  /* release the irq_lock */ 
  spin_unlock_irqrestore(&g_irq_lock, flags); 
  break; 
 
case IOC_ENA_INT: 
  /* acquire the irq_lock */ 
  spin_lock_irqsave(&g_irq_lock, flags); 
 
  current_config = ioread8(IOADDR_BLINKER_STATE(blinker_map_mem)); 
 iowrite8((current_config & BLINKER_CONFIG_MSK) | BLINKER_IENA_MSK, 
IOADDR_BLINKER_CONFIG(blinker_map_mem)); 
 
  /* release the irq_lock */ 
  spin_unlock_irqrestore(&g_irq_lock, flags); 
 








 case IOC_DIS_INT: 
  /* acquire the irq_lock */ 
  spin_lock_irqsave(&g_irq_lock, flags); 
 
  current_config = ioread8(IOADDR_BLINKER_STATE(blinker_map_mem)); 
iowrite8((current_config & BLINKER_CONFIG_MSK) & BLINKER_IDIS_MSK, 
IOADDR_BLINKER_CONFIG(blinker_map_mem)); 
 
  /* release the irq_lock */ 
  spin_unlock_irqrestore(&g_irq_lock, flags); 
 
  break; 
 case IOC_SET_MODE: 
  if (get_user(mode, (uint32_t *)arg) < 0) { 
   up(&dev->sem); 
   pr_info("blinker_dev_ioctl get_user exit.\n"); 
   return -EFAULT; 
  } 
 
  if (mode < 0 || mode > 1) { 
   up(&dev->sem); 
   pr_err("Invalid mode value %d\n", mode); 
   return -EINVAL; 
  } 
 
  /* acquire the irq_lock */ 
  spin_lock_irqsave(&g_irq_lock, flags); 
 
  current_config = ioread8(IOADDR_BLINKER_STATE(blinker_map_mem)); 
  if (mode == 0) { 
iowrite8((current_config & BLINKER_CONFIG_MSK) & BLINKER_SHIFT_MSK, 
IOADDR_BLINKER_CONFIG(blinker_map_mem)); 
  } 
  else { 
iowrite8((current_config & BLINKER_CONFIG_MSK) | BLINKER_BLINK_MSK, 
IOADDR_BLINKER_CONFIG(blinker_map_mem)); 
  } 
 
  /* release the irq_lock */ 
  spin_unlock_irqrestore(&g_irq_lock, flags); 
 
  break; 
 case IOC_GET_LEDS: 
  leds = ioread8(IOADDR_BLINKER_LEDS(blinker_map_mem)); 
 
  if (put_user(leds, (uint32_t *)arg) < 0) { 
   up(&dev->sem); 
   pr_info("blinker_dev_ioctl put_user exit\n"); 
   return -EFAULT; 
  } 
 
  break; 
 case IOC_GET_CONFIG: 
  current_config = ioread8(IOADDR_BLINKER_STATE(blinker_map_mem)); 
 
  if (put_user(current_config, (uint32_t *)arg) < 0) { 
   up(&dev->sem); 
   pr_info("blinker_dev_ioctl put_user exit\n"); 
   return -EFAULT; 
  } 
 
  break; 
 default: 
  up(&dev->sem); 
  pr_info("blinker_dev_ioctl bad cmd exit\n"); 




 pr_info("ioctl_count: 0x%08lX\n", dev->ioctl_count); 











blinker_dev_read(struct file *fp, char __user *user_buffer,  
       size_t count, loff_t *offset) 
{ 
 struct blinker_dev *dev = fp->private_data; 
 unsigned long flags; 
 u8 state; 
 
 if (down_interruptible(&dev->sem)) { 
  pr_info("blinker_dev_read sem interrupted exit\n"); 





 if (wait_event_interruptible(g_irq_wait_queue, interrupt_flag != 0)) { 
  up(&dev->sem); 
  pr_info("blinker_dev_read wait interrupted exit\n"); 
  return -ERESTARTSYS; 
 } 
 
 /* acquire the irq_lock */ 
 spin_lock_irqsave(&g_irq_lock, flags); 
 
 interrupt_flag = 0; 
 
 /* release the irq_lock */ 
 spin_unlock_irqrestore(&g_irq_lock, flags); 
 
 memcpy_fromio(&state, IOADDR_BLINKER_STATE(blinker_map_mem), 1); 
 if (copy_to_user(user_buffer, &state, 1)) { 
  up(&dev->sem); 
  pr_info("blinker_dev_read copy_to_user exit\n"); 
  return -EFAULT; 
 } 
 up(&dev->sem); 
 pr_info("read_count: 0x%08lX\n", dev->read_count); 





blinker_dev_write(struct file *fp, 
     const char __user *user_buffer, size_t count, 
     loff_t *offset) 
{ 
 struct blinker_dev *dev = fp->private_data; 
 u8 config; 
 
 if (down_interruptible(&dev->sem)) { 
  pr_info("blinker_dev_write sem interrupted exit\n"); 






 if (copy_from_user(&config, user_buffer, 1)) { 
  up(&dev->sem); 
  pr_info("blinker_dev_write copy_from_user exit\n"); 
  return -EFAULT; 
 } 
 
 if (config < 1 || config > 7) { 
  up(&dev->sem); 
  pr_err("Invalid configuration value %d\n", config); 
  return -EINVAL; 
 } 
 
 memcpy_toio(IOADDR_BLINKER_CONFIG(blinker_map_mem), &config, 1); 
 up(&dev->sem); 
 pr_info("write_count: 0x%08lX\n", dev->write_count); 









static const struct file_operations blinker_dev_fops = { 
 .owner = THIS_MODULE, 
 .open = blinker_dev_open, 
 .release = blinker_dev_release, 
 .unlocked_ioctl = blinker_dev_ioctl, 
 .read = blinker_dev_read, 
 .write = blinker_dev_write, 
}; 
 
static struct miscdevice blinker_dev_device = { 
 .minor = MISC_DYNAMIC_MINOR, 
 .name = "blinker_misc", 




  IRQ HANDLER, SHOW AND STORE METHODS 
******************************************************************************/ 
irqreturn_t blinker_driver_interrupt_handler(int irq, void *dev_id) 
{ 




 /* clear the interrupt by reading the state register*/ 
 data = ioread8(IOADDR_BLINKER_STATE(blinker_map_mem)); 
 
 /* increment the IRQ count */ 
 g_irq_count++; 
 pr_info("IRQ handler executed. irq_count: 0x%08X\n", g_irq_count); 
 
 data = ioread8(IOADDR_BLINKER_LEDS(blinker_map_mem)); 
 




 return IRQ_HANDLED; 
} 
 














 /* acquire the irq_lock */ 
 spin_lock_irqsave(&g_irq_lock, flags); 
 
 iowrite8(data, IOADDR_BLINKER_CONFIG(blinker_map_mem)); 
 
 /* release the irq_lock */ 












static DRIVER_ATTR(speed, S_IWUGO, NULL, speed_store); 
static DRIVER_ATTR(config, S_IWUGO, NULL, config_store); 
static DRIVER_ATTR(leds, S_IRUGO, leds_show, NULL); 








static int blinker_probe(struct platform_device *pdev) 
{ 
 ---------------------------- 
 int irq; 
 
 /* acquire the probe lock */ 
 if (down_interruptible(&g_dev_probe_sem)) 
  return -ERESTARTSYS; 
 
 /* check that any other device is using the driver */ 
 if (g_platform_probe_flag != 0) 
  goto bad_exit_return; 
 
 /* get blinker memory resource */ 
 ---------------------------- 
 
 /* get our interrupt resource */ 
 irq = platform_get_irq(pdev, 0); 
 if (irq < 0) { 
  pr_err("irq not available\n"); 
  goto bad_exit_return; 
 } 
 
 g_blinker_driver_irq = irq; 
 
 /* get blinker clock resource */ 
 ---------------------------- 
 
 /* register our interrupt handler */ 
 init_waitqueue_head(&g_irq_wait_queue); 
 spin_lock_init(&g_irq_lock); 
 g_irq_count = 0; 
 interrupt_flag = 0; 
 ret = request_irq(g_blinker_driver_irq, 
         blinker_driver_interrupt_handler, 
         0, 
         blinker_platform_driver.driver.name, 
         &blinker_platform_driver); 
 if (ret) { 
  pr_err("request_irq failed"); 
  goto bad_exit_return; 
 } 
 
 /* create the sysfs entries */ 
 ---------------------------- 
 /* reserve blinker memory region */ 
 ---------------------------- 
 /* ioremap blinker memory region */ 
 ---------------------------- 
 /* register misc device blinker */ 
 sema_init(&the_blinker_dev.sem, 1); 
 ret = misc_register(&blinker_dev_device); 
 if (ret != 0) { 
  pr_warn("Could not register misc device \"blinker_misc\"..."); 
  goto bad_exit_register_misc_device; 
 } 
 
 /* mark the driver as being used*/ 
 g_platform_probe_flag = 1; 
 
 /* release the semaphore */  
 up(&g_dev_probe_sem); 
 
 pr_info("blinker device successfully connected\n"); 
 return 0; 
 
 /* Exit with errors release the blocked resources */ 
 ---------------------------- 
bad_exit_freeirq: 
 free_irq(g_blinker_driver_irq, &blinker_platform_driver); 
 
 /* release the semaphore */  
 up(&g_dev_probe_sem); 
 pr_err("blinker device connect FAILED"); 









tatic int blinker_remove(struct platform_device *pdev) 
{ 
 free_irq(g_blinker_driver_irq, &blinker_platform_driver); 
 misc_deregister(&blinker_dev_device); 
 
 /* remove sysfs entries and release memory resources */ 
 ---------------------------- 
 
 if (down_interruptible(&g_dev_probe_sem)) 
  return -ERESTARTSYS; 
 
 /* mark the driver as free*/ 







static struct platform_driver blinker_platform_driver = { 
 .probe = blinker_probe, 
 .remove = blinker_remove, 
 .driver = { 
     .name = "blinker_pd", 
     .owner = THIS_MODULE, 
     .of_match_table = blinker_driver_dt_ids, 
     }, 
}; 
 



















MODULE_AUTHOR("Antonio Carpeño <antonio.cruiz@upm.es>"); 
MODULE_AUTHOR("Mariano Ruiz <mariano.ruiz@upm.es>"); 



















struct blinker_dev { 
 struct semaphore sem; 
 unsigned long open_count; 
 unsigned long release_count; 
 unsigned long ioctl_count; 
 unsigned long read_count; 













by using  the  type  struct  semaphore and  then  set  it up with  “void  sema_init(struct  semaphore *sem,  int 




















because when  the operation  is  interrupted  the caller does not grab  the semaphore,  returning a nonzero 
value. This value must be checked, so the application responds accordingly. When the function “down” has 
successfully finished it is said the thread is holding the semaphore, being now entitled to access the critical 







There  must  be  only  one  call  to  up.  Another  thing  it  is  necessary  to  be  aware  is  when  an  error  is 
encountered while a semaphore is held, that semaphore must be released before returning. 
 
A miscellaneous device must be described by  the  following  structure, whose main  fields are: minor,  the 
minor number  for  the device, or MISC_DYNAMIC_MINOR  to get a minor number automatically assigned; 
name,  name  of  the  device,  which  will  be  used  to  create  the  device  node;  fops,  pointer  to  a  struct 
file_operations structure. 
 
static struct miscdevice blinker_dev_device = { 
 .minor = MISC_DYNAMIC_MINOR, 
 .name = "blinker_misc", 
 .fops = &blinker_dev_fops, 
}; 
 
Miscellaneous  devices  are  normal  character  devices,  and  as  it  has  been  said,  from  an  application,  a 
character  device  is  essentially  a  file  located  in  /dev.  Therefore,  the  driver  of  a  character  device must 
implement the regular operations with files. To achieve this, a character driver implements the operations 
described in the struct file_operations structure and register them. The Linux filesystem layer is responsible 




static const struct file_operations blinker_dev_fops = { 
 .owner = THIS_MODULE, 
 .open = blinker_dev_open, 
 .release = blinker_dev_release, 
 .unlocked_ioctl = blinker_dev_ioctl, 
 .read = blinker_dev_read, 




When  the  user  space  application  opens  the  device  file,  the  function  “blinker_dev_open”  is  called.  This 
function  uses  two  parameters:  a  pointer  to  a  struct  inode  and  a  pointer  to  struct  file.  The  former  is  a 
structure that uniquely represents a file  in the system. The  later  is a structure created every time a file  is 
opened,  contains  information  like  the  current  position,  the  opening  mode,  etc.  It  also  has  a  void 
*private_data pointer for free use, a pointer to the file structure is passed to all other operations. 
 
static int blinker_dev_open(struct inode *ip, struct file *fp) 
{ 
 struct blinker_dev *dev = &the_blinker_dev; 
 
 if (down_interruptible(&dev->sem)) { 
  pr_info("blinker_dev_open sem interrupted exit\n"); 
  return -ERESTARTSYS; 
 } 
 fp->private_data = dev; 
 dev->open_count++; 
 up(&dev->sem); 























The  function “blinker_dev_read”  is called when user space uses  the read() system call on  the device  file. 
This  function  must  read  data  from  the  device,  write  at  most  count  bytes  in  the  user  space  buffer 
user_buffer, and update the current position in the file offset.  fp is a pointer to the same file structure that 




static ssize_t blinker_dev_read 






After  increasing  the  counter  of  readings  at  the  beginning,  the main mission  of  the  “blinker_dev_read” 























wait_event_interruptible(g_irq_wait_queue, interrupt_flag != 0)) 
 
The condition of exit is the evaluation of a flag, named interrupt_flag, which must be set up in the interrupt 
service  routine  (ISR). Note  the  use  of  a  queue  of  processes waiting  for  the  event which was  declared 
globally. 
  






Spinlocks are  locks to be used for code that  is not allowed to sleep, as  interrupt handlers, or that doesn't 






available. To achieve  this, spinlocks cause kernel preemption  to be disabled on  the CPU executing  them. 
Therefore, the critical section protected by a spinlock is not allowed to sleep. 
 




















/* acquire the irq_lock */ 
spin_lock_irqsave(&g_irq_lock, flags); 
 
interrupt_flag = 0; 
 












memcpy_fromio(&state, IOADDR_BLINKER_STATE(blinker_map_mem), 1); 
 
To send the state to user space you have to know that Kernel code  is not allowed to directly access user 
































static ssize_t blinker_dev_write 






memory with copy_from_user() and write data  from kernel memory  to  io  remapped  into memory space 
with memcpy_toio(), instead of iowrite8(), iowrite16() or iowrite32(), as we did on previous occasions. 
 
copy_from_user(&config, user_buffer, 1)) { 
memcpy_toio(IOADDR_BLINKER_CONFIG(blinker_map_mem), &config, 1); 
 
One  last method defined  in  the  file_operations  structure  is  the blinker_dev_ioctl().  It  is  called when  the 
user space application uses the ioctl() system call. It is called unlocked because it doesn’t disable the kernel 
preemption,  former  ioctl() method prevent  the execution of any other process while  is being executed, 




as  the  third  argument  of  the  ioctl()  system  call.  The  semantic  of  cmd  and  arg  is  driver‐specific.  In  our 
example,  the  set  of  commands  were  defined  in  the  blinker_module.h  file.  Below  you  can  find  some 
examples of commands recognition and execution. 
 




 case IOC_SET_SPEED: 
  if (get_user(speed, (uint32_t *)arg) < 0) { 
   up(&dev->sem); 
   pr_info("blinker_dev_ioctl get_user exit.\n"); 
   return -EFAULT; 
  } 
 
  if (speed < 1 || speed > 15) { 
   up(&dev->sem); 
   pr_err("Invalid speed value %d\n", speed); 
   return -EINVAL; 
  } 
 
  /* acquire the irq_lock */ 
  spin_lock_irqsave(&g_irq_lock, flags); 
  iowrite8(speed, IOADDR_BLINKER_SPEED(blinker_map_mem)); 
  /* release the irq_lock */ 
  spin_unlock_irqrestore(&g_irq_lock, flags); 
 









 case IOC_GET_LEDS: 
  leds = ioread8(IOADDR_BLINKER_LEDS(blinker_map_mem)); 
 
  if (put_user(leds, (uint32_t *)arg) < 0) { 
   up(&dev->sem); 
   pr_info("blinker_dev_ioctl put_user exit\n"); 
   return -EFAULT; 
  } 














Here  is the  interrupt handler for the unique blinker  interrupt source when one button of the de1soc has 
been pushed. 
 
irqreturn_t blinker_driver_interrupt_handler(int irq, void *dev_id) 
{ 




 /* clear the interrupt by reading the state register*/ 
 data = ioread8(IOADDR_BLINKER_STATE(blinker_map_mem)); 
 
 /* increment the IRQ count */ 
 g_irq_count++; 
 
 data = ioread8(IOADDR_BLINKER_LEDS(blinker_map_mem)); 
 




 return IRQ_HANDLED; 
} 
Analyzing  the  code we  can  realize  that  the  ISR  only  perform  two  tasks. On  the  one  hand,  the  handler 
acknowledges the  interrupt to the device, by reading the state register. After this, the blinker deactivates 
the  interrupt  line. Then  the  interrupt counter  is  increased. The LEDS  register  is also  read, but nothing  is 
done with this information. The interrupt flag is marked to signal the read() process that is waiting for this 
event,  which  is  what  the  read  function  will  ultimately  pend  on.  Finally,  the  wake_up_interruptible() 
function awaken all sleeping processes registered in the g_irq_wait_queue.  
 























 if (g_platform_probe_flag != 0) 
























































static int blinker_remove(struct platform_device *pdev) 
{ 
 ---------------------------- 















static int __init blinker_init(void) 
{ 





















The  second  strategy  is  to use Buildroot  to compile  the  source code and  includes  the kernel object  code 
“blinker_misc_module.ko”  as  a  loadable module  into  the  /lib directory.  To  accomplish  this  you have  to 










 tristate "blinker misc module" 
 default n 
 help 
   Select this configuration to enable the blinker_misc module 
   Don't select as built-in together with blinker_uio or 











$ make linux-xconfig 
 
3. Mark the “blinker misc module” as shown in the Fig. 117 and Fig. 118to enable its compilation as a 




obj-m  := blinker_pd_module.o 
 























$ make linux-rebuild 
 
Again, after the execution, Builroot  generates the new kernel binaries “zImage”, the new .dtb file with the 











$ cd /lib/modules/3.10.31-ltsi/kernel/drivers/misc/ 
$ ls 
blinker_misc_module.ko 
$ modprobe blinker_misc_module 
blinker device successfully connected 
blinker module successfully inserted 
$ 
 













$ rmmod blinker_misc_module.ko 
blinker device successfully removed 











The  header  file  “blinker_misc_module_test.h” must  include  the  definition  of  the  sysfs  entries  through 
which the  internal registers can be reached. Moreover,  it will be helpful to define the code numbers that 






















//  sysfs files 
#define SYSFS_SPEED_FILE "/sys/bus/platform/drivers/blinker/speed" 
#define SYSFS_CONFIG_FILE "/sys/bus/platform/drivers/blinker/config" 
#define SYSFS_LEDS_FILE "/sys/bus/platform/drivers/blinker/leds" 
#define SYSFS_STATE_FILE "/sys/bus/platform/drivers/blinker/state" 
 
// ioctl values 
#define IOC_SET_SPEED  (0x4001EE00) 
#define IOC_SET_MODE  (0x4001EE03) 
#define IOC_SET_RUNNING (0x0000EE01) 
#define IOC_CLEAR_RUNNING (0x0000EE02) 
#define IOC_ENA_INT  (0x0000EE06) 
#define IOC_DIS_INT  (0x0000EE07) 
#define IOC_GET_LEDS      (0x8001EE04) 










 * commands functions implementation 
 ********************************************************************/ 
 
void do_set_mode(int dev_blinker_fd){ 
 int result; 
 
 mode = atoi(param_value); 
 
 result = ioctl(dev_blinker_fd, IOC_SET_MODE, &mode); 
 if(result != 0) { 
  perror("ioctl failed"); 
 } 
 
 printf("Mode set to %u.\n", mode); 
} 
 
void do_set_config(int dev_blinker_fd){ 
 int result; 
 
 config = atoi(param_value); 
 
 result = write(dev_blinker_fd, &config, 1); 
 if(result < 0) { 
  perror("write configuration failed"); 
 } 
 
 printf("Configuration set to %u.\n", config); 
} 
 
void do_wait_int(int dev_blinker_fd){ 
 int result; 
 unsigned char config_number; 
 
 printf("Waiting for the user to push any button\n"); 
 
 result = read(dev_blinker_fd, &config_number, 1); 
 if(result < 0) { 
  perror("waiting for interrupt failed"); 
 } 
 
printf ("Current configuration\n\tspeed -> %d\n\tconfig -> %d\n", (config_number >> 4) & 






 * Main program 
 ********************************************************************/ 
int main(int argc, char **argv) { 
 int dev_blinker_fd; 
 
 // parse the command line arguments 
 ---------------------------- 
 
 // open the /dev/blinker_misc device 
 dev_blinker_fd = open("/dev/blinker_misc", O_RDWR | O_SYNC); 
 if(dev_blinker_fd < 0) { 
  perror("dev_blinker open error"); 
  exit(EXIT_FAILURE); 
 } 
 
 // perform the operation selected by the command line arguments 
 ---------------------------- 
 

































































































UIO driver  is  loaded  into the kernel a device  file  is created  inside the /dev directory. The UIO device can 
then be accessed  through  this  file. Several sysfs attribute  files are created as well, where  some  relevant 




memory  locations  of  your  peripheral.  The  difference with  the  use  of  /devmem  is  that  the  latter  needs 
applications running  in the context of privileged users, whereas the former can be used by non‐privileged 






















/* global variables */ 
static struct semaphore g_dev_probe_sem; 
static int g_platform_probe_flag; 
static int g_blinker_driver_base_addr; 
static int g_blinker_driver_size; 
static int g_blinker_driver_irq; 
static unsigned long g_blinker_driver_clk_rate; 
static void *g_ioremap_addr; 
static struct semaphore g_blinker_uio_dev_sem; 
static struct platform_driver blinker_platform_driver; 
 
/****************************************************************************** 
    UIO DRIVER 
  IRQ HANDLER, OPEN, RELEASE METHODS 
******************************************************************************/ 
irqreturn_t blinker_uio_interrupt_handler(int irq, struct uio_info *dev_info) 
{ 
 /* clear the interrupt */ 
// TO BE COMPLETED 
} 
static int blinker_uio_irqcontrol(struct uio_info *info, s32 irq_on) 
{ 
 u8 current_config; 
 if (irq_on) { 
  /* Enable interrupt  */ 
// TO BE COMPLETED 
 
 } else { 
  /* Disable interrupt  */ 
// TO BE COMPLETED 
 
  /* ensure there is no pending IRQ */ 
// TO BE COMPLETED 
 } 
 return 0; 
} 
static int blinker_uio_open(struct uio_info *info, struct inode *inode) 
{ 
 if (down_trylock(&g_blinker_uio_dev_sem) != 0) 
  return -EAGAIN; 
 return 0; 
} 
static int blinker_uio_release(struct uio_info *info, struct inode *inode) 
{ 
 /* ensure there is no pending IRQ */ 
// TO BE COMPLETED 
 
 up(&g_blinker_uio_dev_sem); 
 return 0; 
} 
static struct uio_info blinker_uio_info = { 
 .name = "blinker_uio_module", 
 .version = "1.0", 
 .irq_flags = 0, 
 .handler = blinker_uio_interrupt_handler, 
 .open = blinker_uio_open, 
 .release = blinker_uio_release, 











    PLATFORM-DEVICE DRIVER 
  PROBE, REMOVE, RELEASE, INIT AND EXIT METHODS 
******************************************************************************/ 
 
static int platform_probe(struct platform_device *pdev) 
{ 
 int ret_val; 
 struct resource *r; 
 struct resource *blinker_driver_mem_region; 
 int irq; 
 struct clk *clk; 
 unsigned long clk_rate; 
 int i; 
 
 ret_val = -EBUSY; 
 
 /* acquire the probe lock */ 
 if (down_interruptible(&g_dev_probe_sem)) 
  return -ERESTARTSYS; 
 
 if (g_platform_probe_flag != 0) 
  goto bad_exit_return; 
 
 ret_val = -EINVAL; 
 
 /* get memory resource */ 
 r = platform_get_resource(pdev, IORESOURCE_MEM, 0); 
 if (r == NULL) { 
  pr_err("IORESOURCE_MEM, 0 does not exist\n"); 
  goto bad_exit_return; 
 } 
 
 g_blinker_driver_base_addr = r->start; 
 g_blinker_driver_size = resource_size(r); 
 
 /* get interrupt resource */ 
 irq = platform_get_irq(pdev, 0); 
 if (irq < 0) { 
  pr_err("irq not available\n"); 
  goto bad_exit_return; 
 } 
 
 g_blinker_driver_irq = irq; 
 
 /* get clock resource */ 
 clk = clk_get(&pdev->dev, NULL); 
 if (IS_ERR(clk)) { 
  pr_err("clk not available\n"); 
  goto bad_exit_return; 
 } else { 
  clk_rate = clk_get_rate(clk); 
 } 
 
 g_blinker_driver_clk_rate = clk_rate; 
 









 /* reserve memory region */ 
 blinker_driver_mem_region = request_mem_region(g_blinker_driver_base_addr, 
          g_blinker_driver_size, 
          "blinker_uio_driver_hw_region"); 
 if (blinker_driver_mem_region == NULL) { 
  pr_err("request_mem_region failed: g_blinker_driver_base_addr\n"); 
  goto bad_exit_return; 
 } 
 
 /* ioremap memory region */ 
 g_ioremap_addr = ioremap(g_blinker_driver_base_addr, g_blinker_driver_size); 
 if (g_ioremap_addr == NULL) { 
  pr_err("ioremap failed: g_blinker_driver_base_addr\n"); 
  goto bad_exit_release_mem_region; 
 } 
 
 /* initialize uio_info struct uio_mem array */ 
 blinker_uio_info.mem[0].memtype = UIO_MEM_PHYS; 
 blinker_uio_info.mem[0].addr = r->start; 
if (resource_size(r) > PAGE_SIZE) blinker_uio_info.mem[0].size = 
resource_size(r); 
 else blinker_uio_info.mem[0].size = PAGE_SIZE; 
 blinker_uio_info.mem[0].name = "blinker_uio_driver_hw_region"; 
 blinker_uio_info.mem[0].internal_addr = g_ioremap_addr; 
 
 for (i = 1; i < MAX_UIO_MAPS; i++) 
  blinker_uio_info.mem[i].size = 0; 
 
 /* initialize uio_info irq */ 
 blinker_uio_info.irq = g_blinker_driver_irq; 
 
 /* register the uio device */ 
 sema_init(&g_blinker_uio_dev_sem, 1); 
 ret_val = uio_register_device(&pdev->dev, &blinker_uio_info); 
 if (ret_val != 0) { 
  pr_warn("Could not register device \"blinker_uio\"..."); 
  goto bad_exit_iounmap; 
 } 
 
 g_platform_probe_flag = 1; 
 up(&g_dev_probe_sem); 





 release_mem_region(g_blinker_driver_base_addr, g_blinker_driver_size); 
bad_exit_return: 
 up(&g_dev_probe_sem); 
 pr_info("platform_probe bad_exit\n"); 















 release_mem_region(g_blinker_driver_base_addr, g_blinker_driver_size); 
 
 if (down_interruptible(&g_dev_probe_sem)) 
  return -ERESTARTSYS; 
 
 g_platform_probe_flag = 0; 
 up(&g_dev_probe_sem); 
 
 return 0; 
} 
 
static struct of_device_id blinker_driver_dt_ids[] = { 
 { 
  .compatible = "blinker,driver-1.0"}, 





static struct platform_driver blinker_platform_driver = { 
 .probe = platform_probe, 
 .remove = platform_remove, 
 .driver = { 
     .name = "blinker", 
     .owner = THIS_MODULE, 
     .of_match_table = blinker_driver_dt_ids, 
     }, 
}; 
 
static int blinker_init(void) 
{ 
 int ret_val; 
 
 sema_init(&g_dev_probe_sem, 1); 
 
 ret_val = platform_driver_register(&blinker_platform_driver); 
 if (ret_val != 0) { 
  pr_err("blinker module insert FAILED.\n"); 
  return ret_val; 
 } 
 
 pr_info("blinker module successfully inserted\n"); 
 return 0; 
} 
 











MODULE_AUTHOR("Antonio Carpeño <antonio.cruiz@upm.es>"); 
MODULE_AUTHOR("Mariano Ruiz <mariano.ruiz@upm.es>"); 















is  that  the  user  space  application  can  terminate  unexpectedly;  leaving  your  hardware  in  a  state where 
suitable interrupt treatment is still needed. It could also be the case of applications in which you must read 
data  from your device at each  interrupt and save  it  into kernel memory. Doing that  in the kernel part of 
your interrupt handler you could avoid the loss of data that could arise if your user space application misses 











irqreturn_t blinker_uio_interrupt_handler(int irq, struct uio_info *dev_info) 
{ 












static int blinker_uio_irqcontrol(struct uio_info *info, s32 irq_on) 
{ 
 u8 current_config; 
 if (irq_on) { 
  /* Enable interrupt  */ 
 
 } else { 
  /* Disable interrupt  */ 
  /* ensure there is no pending IRQ */ 
 } 
 return 0; 
} 
 
When  the  user  space  application  opens  the  device  file,  the  function  “blinker_uio_open”  is  called.  This 
function uses  these parameters: struct  inode  is a structure  that uniquely  represents a  file  in  the system; 
struct uio_info is a structure that contains information about the uio device whose fields will be explained 
later. 














































static struct uio_info blinker_uio_info = { 
 .name = "blinker_uio_module", 
 .version = "1.0", 
 .irq_flags = 0, 
 .handler = blinker_uio_interrupt_handler, 
 .open = blinker_uio_open, 
 .release = blinker_uio_release, 
 .irqcontrol = blinker_uio_irqcontrol, 
}; 
 
As  for  the probe()  function  it  is very  similar  to another kind of drivers we have already developed.  It  is 
necessary  to  get  the memory  resources,  the  interrupt  and  the  clock.  Then,  this  function  remaps  the  io 
memory occupied by the internal registers of the blinker device to kernel memory, later the driver will put 


























These attributes appear under  the  /sys/class/uio/uioX directory. Though you have  to be aware  that  this 
directory  might  be  a  symlink,  and  not  a  real  directory.  Each  mapping  will  have  its  own  directory  in 
sys/class/uio/uioX directory, the first mapping will appear as /map0, and subsequent mappings will create 
directories /map1, /map2, and so on. All of these directories will contain four read‐only files that show the 
attributes  of  the memory:  name,  addr,  size,  as were  established  in  the  uio_mem  structure,  and  offset, 
which represents,  in bytes, the offset that hat has to be added to the pointer returned by mmap() to get 
the actual device memory. This  is  important  if  the device's memory  is not page aligned. Remember  that 
pointers  returned by mmap()  are  always page  aligned.  So,  from user  space,  the different mappings  are 
distinguished by adjusting the offset parameter of the mmap() call. To map the memory of mapping N, you 
have to use N times the page size as your offset, offset = N * getpagesize(); 
static int platform_probe(struct platform_device *pdev) 
{ 
 ---------------------------- 
 /* acquire the probe lock */ 
 ---------------------------- 
 /* get memory resource */ 
 ---------------------------- 
 /* get interrupt resource */ 
 ---------------------------- 
 /* get clock resource */ 
 ---------------------------- 
 /* reserve memory region */ 
 ---------------------------- 
 /* ioremap memory region */ 
 ---------------------------- 
 
 /* initialize uio_info struct uio_mem array */ 
 blinker_uio_info.mem[0].memtype = UIO_MEM_PHYS; 
 blinker_uio_info.mem[0].addr = r->start; 
if (resource_size(r) > PAGE_SIZE) blinker_uio_info.mem[0].size = resource_size(r); 
 else blinker_uio_info.mem[0].size = PAGE_SIZE; 
 blinker_uio_info.mem[0].name = "blinker_uio_driver_hw_region"; 
 blinker_uio_info.mem[0].internal_addr = g_ioremap_addr; 
 
 for (i = 1; i < MAX_UIO_MAPS; i++) 
  blinker_uio_info.mem[i].size = 0; 
 
 /* initialize uio_info irq */ 







 /* register the uio device */ 
 sema_init(&g_blinker_uio_dev_sem, 1); 
 ret_val = uio_register_device(&pdev->dev, &blinker_uio_info); 
 if (ret_val != 0) { 
  pr_warn("Could not register device \"blinker_uio\"..."); 














static struct of_device_id blinker_driver_dt_ids[] = { 
 { 
  .compatible = "blinker,driver-1.0"}, 












how to compile the kernel and  install  it as a built‐in module for the kernel, so  it forms part of the kernel 
itself, without  the necessity of  loading  it with modprobe. Having  the driver as part of  the kernel has  the 
advantage  of  being  able  to  use  the  driver  at  the  very  start  of  the  system,  now  the  kernel  is  put  into 
execution. But it has also backfalls, as for example, not being able of unloading the module without having 
to rebuild the kernel. It is up to you to evaluate the pros and cons and select one of the two choices. 
The process of creation of a built‐in module  is very similar to the one described  in previous sections.  It  is 






 tristate "blinker user space input output (UIO) module" 
 default n 
 help 
   Select this configuration to enable the blinker_uio  
   Don't select as buil-in together with blinker_misc or  
   blinker_platform. Only one of then can be inserted at one time 
 
 















Fig. 121: Details of the selection of the UIO driver 
 
From now on the process is identical as in the previous occasions, the Buildroot commands are exactly the 
same  as  before.  Once  the  final  SD  image  has  been  created,  when  booting  the  DE1‐SoC  your 













// sysfs path to our device and other properties 
#define BLINKER_DRIVER_DEV_SYSFS_ENTRY_DIR 
"/sys/devices/sopc.0/ff200000.bridge/ff240000.blinker" 
#define UIO_NAME "blinker_uio_module" 
#define UIO_VERSION "1.0" 
#define UIO_MAP_NAME "blinker_uio_driver_hw_region" 
#define UIO_MAP_ADDR "0xff240000" 
#define UIO_MAP_OFFSET "0x0" 
#define UIO_MAP_SIZE "0x1000" 
#define DIR_NAME_BUFFER_SIZE (1024) 
#define FILE_NAME_BUFFER_SIZE (1024) 
#define RESPONSE_BUFFER_SIZE (4096) 









 * commands functions implementation 
 ********************************************************************/ 
 
void do_write_config(void *blinker_driver_map){ 




void do_write_speed(void *blinker_driver_map){ 
 
// TO BE COMPLETED 
} 
 
void do_read_leds(void *blinker_driver_map){ 
 
// TO BE COMPLETED 
 printf("leds position = %u \n", dato); 
} 
 
void do_read_state(void *blinker_driver_map){ 
 
// TO BE COMPLETED 
 printf("configuration = %u\n", dato & 0x0F); 
 printf("speed = %u\n", (dato & 0xF0)>>4); 
} 
 
void do_ena_int(void *blinker_driver_map,int uio_fd){ 
 unsigned long irq_control; 
 
 irq_control = 1; 
 write(uio_fd, &irq_control, sizeof(irq_control)); 




void do_dis_int(void *blinker_driver_map,int uio_fd){ 
 
// TO BE COMPLETED 
 printf("blinker interrupt disabled\n"); 
} 
 
void do_wait_int(void *blinker_driver_map,int uio_fd){ 
 unsigned long irq_count; 
 
 // wait for an IRQ event 
 printf("Waiting for an interrupt\n"); 
 




















// This function attempts to validate some of the features that we expect to 
// see in the system that we are running on.  Primarily this is an attempt to 
// validate that the macros that we've defined for  BLINKER_DRIVER_PHYS_BASE and 
// BLINKER_DRIVER_FREQ are accurate.  We do this by checking to see if the 
// expected entries in the procfs and sysfs exist for our device.  Then we 
// attempt to verify that the clocks setting for our device in the device-tree 
// matches the clock that we expect to be driving it. 
 ********************************************************************/ 
void validate_system_features(void) { 
 DIR *dp; 
 const char *dirname; 
 int fd; 
 char *filename; 
 struct dirent *dir_entry; 
 int found_uio_entry; 
 int result; 
 char dir_name_buffer[DIR_NAME_BUFFER_SIZE]; 
 char file_name_buffer[FILE_NAME_BUFFER_SIZE]; 
 char response_buffer[RESPONSE_BUFFER_SIZE]; 
 char *newline; 
 
 // test to see that the blinker_driver device entry exists in the sysfs 
 dirname = BLINKER_DRIVER_DEV_SYSFS_ENTRY_DIR; 
 dp = opendir(dirname); 
 if(dp == NULL) { 
  perror("error opening blinker sysfs directory"); 
  exit(EXIT_FAILURE); 
 } 
 if(closedir(dp)) { 
  perror("error closing directory"); 
  exit(EXIT_FAILURE); 
 } 
 
 // look for a uio entry 
strncpy(dir_name_buffer, BLINKER_DRIVER_DEV_SYSFS_ENTRY_DIR, 
DIR_NAME_BUFFER_SIZE); 
 strncat(dir_name_buffer, "/uio", DIR_NAME_BUFFER_SIZE); 
 dirname = dir_name_buffer; 
 dp = opendir(dirname); 
 
 if(dp == NULL) { 
  perror("error opening /uio directory"); 
  exit(EXIT_FAILURE); 
 } 
 found_uio_entry = 0; 
 
 do { 
  dir_entry = readdir(dp); 
  if(dir_entry != NULL) { 
   if(dir_entry->d_type == DT_DIR) { 
    if(strncmp(dir_entry->d_name, "uio", 3) == 0) { 
    strncpy(g_uio_dev_name, dir_entry->d_name, NAME_MAX); 
    strncat(dir_name_buffer, "/", DIR_NAME_BUFFER_SIZE); 
strncat(dir_name_buffer, dir_entry->d_name, 
DIR_NAME_BUFFER_SIZE); 
    found_uio_entry = 1; 
    break; 
    } 
   } 
  } 
 } while(dir_entry != NULL); 
 
 if(closedir(dp)) { 
  perror("error closing directory"); 









 if(found_uio_entry == 0) { 
  perror("unable to locate uio entry for device"); 
  exit(EXIT_FAILURE); 
 } 
 // test the uio device name 
 strncpy(file_name_buffer, dir_name_buffer, FILE_NAME_BUFFER_SIZE); 
 strncat(file_name_buffer, "/name", FILE_NAME_BUFFER_SIZE); 
 filename = file_name_buffer; 
 fd = open(filename, O_RDONLY); 
 
 if(fd < 0) { 
  perror("error opening /name file "); 
  exit(EXIT_FAILURE); 
 } 
 result = read(fd, response_buffer, RESPONSE_BUFFER_SIZE); 
 
 if(result < 0) { 
  perror("failed to read from /name file"); 
  close(fd); 
  exit(EXIT_FAILURE); 
 } 
 
 if(close(fd)) { 
  perror("error closing /name file"); 
  exit(EXIT_FAILURE); 
 } 
 
 newline = strchr(response_buffer, '\n'); 
 
 if(newline != NULL) 
  *newline = '\0'; 
 if(strcmp(response_buffer, UIO_NAME) != 0) { 
  perror("uio name does not match expected"); 
  exit(EXIT_FAILURE); 
 } 
 
 // test the uio device version 
 strncpy(file_name_buffer, dir_name_buffer, FILE_NAME_BUFFER_SIZE); 
 strncat(file_name_buffer, "/version", FILE_NAME_BUFFER_SIZE); 
 filename = file_name_buffer; 
 fd = open(filename, O_RDONLY); 
 
 if(fd < 0) { 
  perror("error opening version file "); 
  exit(EXIT_FAILURE); 
 } 
 result = read(fd, response_buffer, RESPONSE_BUFFER_SIZE); 
 
 if(result < 0) { 
  perror("failed to read from /version file"); 
  close(fd); 
  exit(EXIT_FAILURE); 
 } 
 
 if(close(fd)) { 
  perror("error closing /version file"); 
  exit(EXIT_FAILURE); 
 } 
 
 newline = strchr(response_buffer, '\n'); 
 
 if(newline != NULL) 
  *newline = '\0'; 
 if(strcmp(response_buffer, UIO_VERSION) != 0) { 
  perror("uio version does not match expected"); 









 // test the uio device maps name 
 strncpy(file_name_buffer, dir_name_buffer, FILE_NAME_BUFFER_SIZE); 
 strncat(file_name_buffer, "/maps/map0/name", FILE_NAME_BUFFER_SIZE); 
 filename = file_name_buffer; 
 fd = open(filename, O_RDONLY); 
 
 if(fd < 0) { 
  perror("error opening /name file "); 
  exit(EXIT_FAILURE); 
 } 
 result = read(fd, response_buffer, RESPONSE_BUFFER_SIZE); 
 
 if(result < 0) { 
  perror("failed to read from /name file"); 
  close(fd); 
  exit(EXIT_FAILURE); 
 } 
 
 if(close(fd)) { 
  perror("error closing /name"); 
  exit(EXIT_FAILURE); 
 } 
 newline = strchr(response_buffer, '\n'); 
 
 if(newline != NULL) 
  *newline = '\0'; 
 if(strcmp(response_buffer, UIO_MAP_NAME) != 0) { 
  perror("uio map name does not match expected"); 
  exit(EXIT_FAILURE); 
 } 
 
 // test the uio device maps addr 
 strncpy(file_name_buffer, dir_name_buffer, FILE_NAME_BUFFER_SIZE); 
 strncat(file_name_buffer, "/maps/map0/addr", FILE_NAME_BUFFER_SIZE); 
 filename = file_name_buffer; 
 fd = open(filename, O_RDONLY); 
 
 if(fd < 0) { 
  perror("error opening /addr file "); 
  exit(EXIT_FAILURE); 
 } 
 result = read(fd, response_buffer, RESPONSE_BUFFER_SIZE); 
 
 if(result < 0) { 
  perror("failed to read from /address file"); 
  close(fd); 
  exit(EXIT_FAILURE); 
 } 
 
 if(close(fd)) { 
  perror("error closing /address"); 
  exit(EXIT_FAILURE); 
 } 
 
 newline = strchr(response_buffer, '\n'); 
 
 if(newline != NULL) 
  *newline = '\0'; 
 
 if(strcmp(response_buffer, UIO_MAP_ADDR) != 0) { 
  perror("uio map addr does not match expected"); 










 // test the uio device maps offset 
 strncpy(file_name_buffer, dir_name_buffer, FILE_NAME_BUFFER_SIZE); 
 strncat(file_name_buffer, "/maps/map0/offset", FILE_NAME_BUFFER_SIZE); 
 filename = file_name_buffer; 
 fd = open(filename, O_RDONLY); 
 
 if(fd < 0) { 
  perror("error opening /offset file "); 
  exit(EXIT_FAILURE); 
 } 
 result = read(fd, response_buffer, RESPONSE_BUFFER_SIZE); 
 
 if(result < 0) { 
  perror("failed to read from /offset file"); 
  close(fd); 
  exit(EXIT_FAILURE); 
 } 
 
 if(close(fd)) { 
  perror("error closing /offset file"); 
  exit(EXIT_FAILURE); 
 } 
 
 newline = strchr(response_buffer, '\n'); 
 
 if(newline != NULL) 
  *newline = '\0'; 
 if(strcmp(response_buffer, UIO_MAP_OFFSET) != 0) { 
  perror("uio map offset does not match expected"); 
  exit(EXIT_FAILURE); 
 } 
 
 // test the uio device maps size 
 strncpy(file_name_buffer, dir_name_buffer, FILE_NAME_BUFFER_SIZE); 
 strncat(file_name_buffer, "/maps/map0/size", FILE_NAME_BUFFER_SIZE); 
 filename = file_name_buffer; 
 fd = open(filename, O_RDONLY); 
 
 if(fd < 0) { 
  perror("error opening /size file "); 
  exit(EXIT_FAILURE); 
 } 
 
 result = read(fd, response_buffer, RESPONSE_BUFFER_SIZE); 
 
 if(result < 0) { 
  perror("failed to read from /size file"); 
  close(fd); 
  exit(EXIT_FAILURE); 
 } 
 
 if(close(fd)) { 
  perror("error closing /size file"); 
  exit(EXIT_FAILURE); 
 } 
 
 newline = strchr(response_buffer, '\n'); 
 
 if(newline != NULL) 
  *newline = '\0'; 
 if(strcmp(response_buffer, UIO_MAP_SIZE) != 0) { 
  perror("uio map size does not match expected"); 











 * Main program 
 ********************************************************************/ 
int main(int argc, char **argv) { 
 int devuio_fd; 
 void *blinker_driver_map; 
 int result; 
 char dev_name[DEV_NAME_BUFFER_SIZE]; 
 
 // Validate the features of the actual hardware 
 validate_system_features(); 
 
 // parse the command line arguments 
 parse_cmdline(argc, argv); 
 
 // open() the /dev/uioX device 
 strncpy(dev_name, "/dev/", DEV_NAME_BUFFER_SIZE); 
 strncat(dev_name, g_uio_dev_name, DEV_NAME_BUFFER_SIZE); 
 devuio_fd = open(dev_name, O_RDWR | O_SYNC); 
 if(devuio_fd < 0) { 
  perror("devuio open"); 
  exit(EXIT_FAILURE); 
 } 
 
 // map the base of the blinker hardware 
blinker_driver_map = mmap(NULL, sysconf(_SC_PAGE_SIZE), PROT_READ|PROT_WRITE, 
MAP_SHARED, devuio_fd, 0); 
 if(blinker_driver_map == MAP_FAILED) { 
  perror("devuio mmap"); 
  close(devuio_fd); 




 // perform the operation selected by the command line arguments 
 if(command_write_config != NULL) do_write_config(blinker_driver_map); 
 if(command_write_speed != NULL) do_write_speed(blinker_driver_map); 
 if(command_read_state != NULL) do_read_state(blinker_driver_map); 
 if(command_read_leds != NULL) do_read_leds(blinker_driver_map); 
 if(command_wait_int  != NULL) do_wait_int(blinker_driver_map, devuio_fd); 
 if(command_ena_int  != NULL) do_ena_int(blinker_driver_map,devuio_fd); 
 if(command_dis_int  != NULL) do_dis_int(blinker_driver_map, devuio_fd); 
 if(command_help   != NULL) do_help(); 
 
 // unmap the blinker and close the /dev/uiox device 
 result = munmap(blinker_driver_map, sysconf(_SC_PAGE_SIZE)); 
 if(result < 0) { 
  perror("devuio munmap"); 
  close(devuio_fd); 

















After  these  verifications all  that  is  left  is  to map  the device's memory  to user  space by  calling mmap(). 
Provided  that  the  blinker  driver  has  just  one mapping  there  is  no  need  to  use  any  offset.  After  you 
successfully mapped  your  device's memory,  you  can  access  it with  an  ordinary  pointer. After  that,  the 
application can do  the operation  requested by  the user call. Options  requiring an ordinary  read or write 
from/into  the  internal  registers  do  not  differ  from  the  use  of  pointers  accomplished  by  previous 
applications,  so  the  student will  have  to  fill  this  functions with  the  pertinent  code. With  regard  to  the 
ena_int and dis_int options, an example of the use of the irq_control system call is provided. 
 
Finally, regarding  the wait_int option, you must remember  that a read()  to  the /dev/uioX blocks until an 
interrupt occurs. There  is only one  legal value for the count parameter of read(), and that  is 4. Any other 
value  for  count  causes  read()  to  fail. This  function  returns  a  signed 32 bit  integer which  represents  the 
interrupt  count of  your device,  since  the driver  loading. You  can  check  this  value  in order  to get useful 
information, such as, if the value is one more than the value you read the last time, everything was fine. But, 
if the difference is greater than one, that hints that you missed some interrupts. 



























































The  link  https://www.vmware.com/support/pubs/player_pubs.html    contains  documentation  describing 









computer. Moving a virtual machine  from one computer  to another  is a  time‐consuming  task,  therefore, 
take this into account to minimize the development time.  
 Installing synaptic 8.3
If you need  to  install  software packages, you  can do  it using  the  command apt‐get. Another alternative 
process is the use of the synaptic utility. To use it you need to install it using this command: 
 
$ sudo apt-get install synaptic 
 
Once  installed  you  can  search  and  execute  the  synaptic  program. When  you  click  two  times  over  the 
package, it will show all the dependent packages than would be installed. 
 








Fig. 122: Synaptic program from Dash 
 
 










































#mv crashreporter crashreporter_backup 
#mv crashreporter.dep crashreporter.dep_backup 
#mv libcurl.so.4 libcurl.so.4_backup 
#mv libccl_curl_drl.so libccl_curl_drl.so_backup 
#mv libssl.so.1.0.0 libssl.so.1.0.0_backup 
#mv libcrypto.so.1.0.0 libcrypto.so.1.0.0_backup 


















SUBSYSTEM=="usb", ATTRS{idVendor}=="09fb", ATTRS{idProduct}=="6001", 
MODE="0666" 
SUBSYSTEM=="usb", ATTRS{idVendor}=="09fb", ATTRS{idProduct}=="6002", 
MODE="0666" 
 
SUBSYSTEM=="usb", ATTRS{idVendor}=="09fb", ATTRS{idProduct}=="6003", 
MODE="0666" 
 
# USB-Blaster II 
SUBSYSTEM=="usb", ATTRS{idVendor}=="09fb", ATTRS{idProduct}=="6010", 
MODE="0666" 


























In a  terminal window  change  the keyboard with  this  command:  loadkeys es or Use Configuration‐>text‐
entry‐> add Spanish. 
 Opening terminals when navigating with nautilus. 9.4
Using synaptic install: 
 nautilus‐open‐terminal 
 
 
 
